Description

Under

Overview

The M16C/10 group (M30100 and M30102 groups) consist of single-chip microcomputers that use highperformance silicon gate CMOS processes and have a on-chip M16C/60 series CPU core. The microcomputers are housed in 32-pin plastic mold QFP or 48-pin plastic mold QFP packages. These single-chip microcomputers have both high function instructions and high instruction efficiency and feature a onemegabyte address space and the capability to execute instructions at high speed.

The M30100 and M30102 groups consist of several products that have different on-chip memory types, sizes, and packages.

Features

- Basic machine language instructions .. Compatible with the M16C/60 series
- Memory sizeROM/RAM (See the memory expansion diagram.)
- Shortest instruction execution time62.5 ns (when f(XIN)=16MHz)
- Power supply voltage......4.2 V to 5.5V (when f(XIN)=16MHz)
- 2.7 V to 5.5V (when f(XIN)=5MHz) (This is not applicable to applications for automobile use)
- Interrupts 12 internal causes, 7 external causes, 4 software causes
 - (including key input interrupts)
- 8-bit timers4 with 8-bit prescaler (PWM output of Timer Y, Z: selectable)
- 16-bit timer1 (time measurement timer)
- Serial I/OUART or clock synchronization type x 2
- D-A converter1
- Watchdog timer.....1
- LED drive ports8
- - Main clock generation circuit

An internal feedback resistor and an externally attached ceramic resonator/quartz crystal oscillator/RC oscillator.

Sub clock generation circuit

An internal feedback resistor and an externally attached ceramic resonator/quartz crystal oscillator

Ring oscillator

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error.

Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

Applications


Home appliances, office devices, audio, automobile, other

 Table of	Contents	-
	O avial 1/O	

Central Processing Unit (CI	PU) 10
Reset	
Clock Generation Circuits	
Protection	
Overview of Interrupts	
Watchdog Timer	57
Timers	59

Serial I/O	97
A-D Converter	111
D-A Conberter	118
Programmable I/O Ports	120
Precautionary Note in Using Devices	128
Electric Characteristics	133
Flash Memory Version	146





Description

Pin Configuration

Figures 1.1.1 and 1.1.2 show pin configurations (top view).




Figure 1.1.1. Pin configuration diagram (top view) of the M30100 group






Figure 1.1.2. Pin configuration diagram (top view) of the M30102 group



Description

Block Diagram

Figure 1.1.3 is a block diagram of the M30100 group.




Figure 1.1.3. Block diagram for the M30100 group



Block Diagram

Figure 1.1.4 is a block diagram of the M30102 group.




Figure 1.1.4. Block diagram for the M30102 group



Performance Overview

Table 1.1.1 gives an overview of the M16C/10 group performance specification.

ltem		Performance		
		M30100	M30102	
Number of basic instructions		91 instructions		
Shortest instru	uction execution time	62.5 ns (when f(XIN)=	16MHz)	
Memory	ROM	See the memory expa	nsion diagram.	
size	RAM	See the memory expansion diagram.		
I/O port		P0,P1,P3,P4: 22 lines	P0 to P4: 34 lines	
Multifunction	T1	8 bits x 1		
timer	TX, TY, TZ	8 bits x 3		
	TC	16 bits x 1		
Serial I/O (UAR	T or clock synchronous)	x 2	x 2	
		(one is exclusively for UART)		
A-D converter		x 12 channels	x 12 channels	
(maximum res	solution: 10 bits)		(Expandable up to 14 channels)	
D-A converter			8 bits x 1	
Watchdog tim	er	15 bits x 1 (with prescaler)		
Interrupts		12 internal causes, 7 external causes (4 for M30100), 4 software causes		
Clock generat	ing circuits	2 internal circuits 3 internal circuits		
Power supply	voltage	4.2 V to 5.5V (when f(XIN)=16MHz)		
		2.7 V to 5.5V (when f(XIN)=5MHz) (Note)		
Power consumption		100mW (Vcc=5.0V, f(XIN)=16MHz)		
		12mW (Vcc=3.0V, f(XIN)=5MHz)		
I/O	I/O withstand voltage	5V		
characteristics Output current 5mA (10mA:LED drive port)		e port)		
Device configuration		CMOS silicon gate		
Package		32-pin LQFP	48-pin LQFP	

Table 1.1.1.	M16C/10 group performance overview	
--------------	------------------------------------	--

Note: This voltage is not applicable to applications for automobile use.



Mitsubishi plans to release the following products in the M16C/10 group:

- (1) Support for mask ROM version and flash memory version
- (2) Memory size
- (3) Package
 - 32P6U: Plastic molded LQFP (mask ROM version and flash memory version)
 - 48P6Q: Plastic molded LQFP (mask ROM version and flash memory version)





Figure 1.1.5. Memory expansion







Pin Description

Pin name	Signal name	I/O type	Function
Vcc, Vss	Power supply input		Supply 2.7 to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.
IVCC			Connect a capacitor (0.1 $\mu F)$ between this pin and Vss.
CNVss	CNVss	Input	Connect it to the Vss pin via resistance (about 5 k Ω).
RESET	Reset input	Input	An "L" on this input resets the microcomputer.
Xin Xout	Clock input Clock output	Input Output	These pins are provided for the main clock oscillation circuit. Connect a ceramic resonator or crystal between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.
VREF	Reference voltage input	Input	This pin is a reference voltage input for the A-D converter.
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor. These pins are shared with analog input pins.
P10 to P17	I/O port P1	Input/output	This is an 8-bit I/O port equivalent to P0. P10 to P13 are shared with analog inputs and key input interrupts. P14 to P16 are shared with serial I/O pins. P17 is shared with timer input. Can be used as an LED drive port.
P20 to P21	I/O port P2	Input/output	This is a 2-bit I/O port equivalent to P0.
P30 to P37	I/O port P3	Input/output	This is a 8-bit I/O port equivalent to P0. P30 to P33 are shared with timer input/output. P34 to P37 are shared with serial I/O. P34 is shared with analog outputs.
P40 to P47	I/O port P4	Input/output	This is a 8-bit I/O port equivalent to P0. P40 to 41 are shared with analog inputs. P42 to P45 are shared with interrupt inputs. P46 to P47 are shared with the I/O pin of the clock oscillation circuit for the clock.





Operation of Functional Blocks

The M30100/M30102 contain the following devices on a single chip: ROM and RAM, which function as memory for storing instructions and data; a central processing unit (CPU) that executes operations; and peripheral devices, such as timers, serial I/O, an A-D converter, an D-A converter, and I/O ports. The individual devices are described below.


Memory

Figure 1.3.1 is a memory map. The address space extends the 1M bytes from address 0000016 to FFFF16. From FFFF16 down is ROM. For example, in the M30100M2-XXXFP, there is 16K bytes of internal ROM from FC00016 to FFFF16. The vector table for fixed interrupts such as the reset are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

From 0040016 up is RAM. For example, in the M30100M2-XXXFP, there is 1K byte of internal RAM from 0040016 to 007FF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 000FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.





Central Processing Unit (CPU)

CPU

The CPU has a total of 13 registers shown in Figure 1.4.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 1.4.1. Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H, R1H), and low-order bits as (R0L, R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0, R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).





(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

CPU

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.4.2 shows the flag register (FLG). The following explains the function of each flag:

• Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

• Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

• Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

• Bit 5: Overflow flag (O flag)

This flag is set to "1" when an arithmetic operation resulted in overflow.

• Bit 6: Interrupt enable flag (I flag)

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.





• Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

Bits 8 to 11: Reserved area

Under

CPU

• Bits 12 to 14: Processor interrupt priority level (IPL)

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

• Bit 15: Reserved area

The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details.




Figure 1.4.2. Flag register (FLG)







Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets.

When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 200 µsec. When the reset pin level is then returned to the "H" level, the reset status is cancelled and program execution resumes from the address in the reset vector table. Since the value of RAM is indeterminate when power is applied, the initial values must be set. Also, if a reset signal is input during write to RAM, the access to the RAM will be interrupted. Consequently, the value of the RAM being written may change to an unintended value due to the interruption.

Figures 1.5.1 and 1.5.2 show the example reset circuit. Figure 1.5.3 shows the reset sequence.









Figure 1.5.2. Example reset circuit (example voltage check circuit)







(1) Processor mode register 0	(000416)	(36) Timer Z primary	(008716)··· FF16
(2) Processor mode register 1		(37) Timer Y,Z output control register	(008A16)
(3) System clock control register 0	(000616) 0 1 0 0 1 0 0 0	(38) Timer X mode register	(008B16) X 0 0 0 0 0 0
(4) System clock control register 1	(000716)001000000	(39) Prescaler X	(008C16) FF16
(5) Address match interrupt enable register	(000916)	(40)Timer X	(008D16) FF16
(6) Protect register	(000A16)	(41) Timer count source set register	(008E16)···· 0016
(7) Oscillation stop detection register	(000C16)00000100	(42) Clock prescaler reset flag	(008F16)0
(8) Watchdog timer control register	(000F16) 0 0 0 ? ? ? ? ? ?	(43) External input enable register	(009616) 0016
(9) Address match interrupt register 0	(001016) 0016	(44) Key input enable register	(009816) 0016
	(001116) 0016	(45) Timer C control register 0	(009A ₁₆)0 0 0 0 0 0
	(001216)	(46) Timer C control register 1	(009B16)····
(10) Address match interrupt register 1	(001416) 0016	(47) UART0 transmit/receive mode register	(00A016)0016
	(001516) 0016	(48) UART0 transmit/receive control register 0	(00A416)000001000
	(001616)	(49) UART0 transmit/receive control register 1	(00A516)
(11) INT0 input filter select register	(001E16) XXXX 0 0 0	(50) UART1 transmit/receive mode register	(00A816)··· 0016
(12) Key input interrupt control register	(004D16) XXX ? 0 0 0	(51) UART1 transmit/receive control register 0	(00AC16)000001000
(13) A-D conversion interrupt control register	(004E16) X X ? 0 0 0	(52) UART1 transmit/receive control register 1	(00AD16)
(14) UART0 transmit interrupt control register	(005116)	(53) UART transmit/receive control register 2	(00B016)X 0 0 0 0 0 0 0 0
(15) UARTO receive interrupt control	(005216)	(54) A-D control register 2	(00D416)
(16)UART1 transmit interrupt control	(005316)	(55) A-D control register 0	(00D616)00000???
(17)UART1 receive interrupt control register	(005416) X X ? 0 0 0	(56) A-D control register 1	(00D716)··· 0016
(18)Timer 1 interrupt control register	(005516)	(57) D-A control register	(00DC16)
(19)Timer X interrupt control register	(005616)	(58) Port P0 direction register	(00E216)··· 0016
(20) Timer Y interrupt control register	(005716)	(59) Port P1 direction register	(00E316) 0016
(21)Timer Z interrupt control register	(005816)	(60) Port P2 direction register	(00E616)
(22)CNTR0 interrupt control register	(005916)	(61) Port P3 direction register	(00E716)··· 0016
(23)TCIN interrupt control register	(005A16)	(62) Port P4 direction register	(00EA16) 0016
(24)Timer C interrupt control register	(005B16)···· X ? 0 0 0	(63) Pull-up control register 0	(00FC16)00000000
(25)INT3 interrupt control register	(005C16) X ? 0 0 0	(64) Pull-up control register 1	(00FD16)
(26)INT0 interrupt control register	(005D16) X 0 0 ? 0 0 0	(65) Port P1 drive capacity control register	(00FE16) 0016
(27) INT1 interrupt control register	(005E16) X 0 0 ? 0 0 0	(66) Data registers (R0/R1/R2/R3)	000016
(28) INT2 interrupt control register	(005F ₁₆) X 0 0 ? 0 0 0	(67) Address registers (A0/A1)	000016
(29) Timer Y, Z mode register	(008016)00000000000	(68) Frame base register (FB)	000016
(30)Prescaler Y	(008116)···· FF16	(69) Interrupt table register (INTB)	0000016
(31)Timer Y secondary	(008216) FF16	(70) User stack pointer (USP)	000016
(32)Timer Y primary	(008316) FF16	(71) Interrupt stack pointer (ISP)	000016
(33)Timer Y, Z waveform output control register	(008416) 0016	(72) Static base register (SB)	000016
(34) Prescaler Z	(008516) FF16	(73) Flag register (FLG)	000016
(35)Timer Z secondary	(008616) FF16	x : Nothing is mapped to this bit ? : Undefined	

The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.

Figure 1.5.4. Device's internal status after a reset is cleared





Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.

Figure 1.5.5 shows the processor mode register 0 and 1.




Figure 1.5.5. Processor mode register 0 and 1.





000016	
000116	
000216	
000316	
000416	Processor mode register 0 (PM0)
000516	Processor mode register 1(PM1)
000616	System clock control register 0 (CM0)
000716	System clock control register 1 (CM1)
000816	Address match interrupt enable register (AIER)
000916 000A16	Protect register (PRCR)
000A16	
000C16	Oscillation stop detection register (CM2)
000D16	
000E16	Watchdog timer start register (WDTS)
000F16	Watchdog timer control register (WDC)
001016	
001116	Address match interrupt register 0 (RMAD0)
001216	
001316	
001416	
001516	Address match interrupt register 1 (RMAD1)
001616	
001716	
001816	
001916 001A16	
001A16	
001D16	
001D16	
001E16	INT0 input filter select register (INT0F)
001F16	
002016	
002116	
002216	
002316	
002416 002516	
002516	
002016	
002816	
002916	
002A16	
002B16	
002C16	
002D16	
002E16	
002F16	
003016	
003116	
003216	
003316 003416	
003516	
003616	
003716	
003816	
003916	
003A16	
003B16	
003C16	
003D16	
003E16	
003F16	

004016	
004116	
004216	
004316	
004416	
004516	
004616	
004716	
004816	
004916	
004A16	
004B16	
004C16	Kow input interrupt control versioter (KUDIC)
004D16	Key input interrupt control register (KUPIC) A-D conversion interrupt control register (ADIC)
004E16	A-D conversion interrupt control register (ADIC)
004F16	
005016	UART0 transmit interrupt control register (S0TIC)
005116	UARTO receive interrupt control register (SORIC)
005216	UART1 transmit interrupt control register (S1TIC)
005316	UART1 receive interrupt control register (S1RIC)
005516	Timer 1 interrupt control register (T1IC)
005616	Timer X interrupt control register (TXIC)
005716	Timer Y interrupt control register (TYIC)
005816	Timer Z interrupt control register (TZIC)
005916	CNTR0 interrupt control register (CNTR0IC)
005A16	TCIN interrupt control register (TCINIC)
005B16	Timer C interrupt control register (TCIC)
005C16	INT3 interrupt control register (INT3IC)
005D16	INT0 interrupt control register (INT0IC)
005E16	INT1 interrupt control register (INT1IC)
005F16	INT2 interrupt control register (INT2IC)

Note: The blank area is reserved and must not be read or written.

Figure 1.6.1. Location of peripheral unit control registers (1)






008016	Timer Y, Z mode register (TYZMR)
008116	Prescaler Y (PREY)
008216	Timer Y secondary (TYSC)
008316	Timer Y primary (TYPR)
008416	Timer Y, Z waveform output control register (PUM)
008516	Prescaler Z (PREZ)
008616	Timer Z secondary (TZSC)
008716	Timer Z primary (TZPR)
008816 008916	Prescaler 1 (PRE1)
008916 008A16	Timer 1 (T1)
008A16	Timer Y, Z output control register (TYZOC)
008C16	Timer X mode register (TXMR) Prescaler X (PREX)
008D16	Timer X (TX)
008E16	Timer count source set register (TCSS)
008F16	Clock prescaler reset flag (CPSRF)
009016	Timer C counter (TC)
009116	
009216	
009316	
009416	
009516	
009616 009716	External input enable register (INTEN)
009716	Key input enable register (KIEN)
009916	
009A16	Timer C control register 0 (TCC0)
009B16	Timer C control register 1 (TCC1)
009C16	
009D16	Time measurement register (TM)
009E16	
009F16	
00A016	UART0 transmit/receive mode register (U0MR)
00A116 00A216	UART0 bit rate generator (U0BRG)
00A216	UART0 transmit buffer register (U0TB)
00A416	UART0 transmit/receive control register 0 (U0C0)
00A516	UART0 transmit/receive control register 1 (U0C1)
00A616 00A716	UART0 receive buffer register (U0RB)
00A816	UART1 transmit/receive mode register (U1MR)
00A916	UART1 bit rate generator (U1BRG)
00AA16	UART1 transmit buffer register (U1TB)
00AB16	
00AC16	UART1 transmit/receive control register 0 (U1C0)
00AD16	UART1 transmit/receive control register 1 (U1C1)
00AE16 00AF16	UART1 receive buffer register (U1RB)
00A116	UART transmit/receive control register 2 (UCON)
00B116	
00B216	
00B316	
00B416	
00B516	
00B616	
00B716	
00B816 00B916	
00B916 00BA16	
00BA16	
00BC16	
00BD16	
00BE16	
00BF16	

00C016	
00C116	A-D register (AD)
00C216	
00C316	
00C416	
00C516	
00C616	
00C716	
00C816	
00C916	
00CA16	
00CB16	
00CC16	
00CD16	
00CE16	
00CF16	
00D016	
00D116	
00D216	
00D316	
00D416	A-D control register 2 (ADCON2)
00D516	
00D616	A-D control register 0 (ADCON0)
00D716	A-D control register 1 (ADCON1)
00D816	D-A register (DA)
00D916	
00DA16	
00DB16	
00DC16	D-A control register (DACON)
00DD16	
00DE16	
00DF16	
00E016	Port P0 (P0)
00E116	Port P1 (P1)
00E216	Port P0 direction register (PD0)
00E316	Port P1 direction register (PD1)
00E416 00E516	Port P2 (P2)
00E516 00E616	Port P3 (P3)
00E616 00E716	Port P2 direction register (PD2) Port P3 direction register (PD3)
00E716 00E816	
00E916	Port P4 (P4)
00E916	Port P4 direction register (PD4)
00EB16	
00ED16	
00ED16	
00ED16	
00EF16	
00E016	
00F116	
00F216	
00F316	
00F416	
00F516	
00F616	
00F716	
00F816	
00F916	
00FA16	
00FB16	
00FC16	Pull-up control register 0 (PUR0)
00FD16	Pull-up control register 1 (PUR1)
00FE16	Port P1 drive capacity control register (DRR)
00FF16	
· · ·	

Note: The blank area is reserved and must not be read or written.

Figure 1.6.2. Location of peripheral unit control registers (2)





Bus Control

During access, the memory areas (ROM, RAM, FLASH, etc.) and the SFR area have different bus cycles. As shown in Table 1.7.1, memory areas can be accessed in one cycle of the CPU operation clock BCLK. The SFR area can be accessed in two cycles of BCLK.

Area	Bus cycle
SFR	2 BCLK cycles
Internal ROM/RAM	1 BCLK cycles




Figure 1.7.1. SFR area and memory areas

The memory areas and the SFR area also have different bus widths. The memory areas have a 16-bit bus width, while the SFR area has an 8-bit bus width. Consequently, different operations are used when the areas are accessed in word (16 bits) units. Table 1.7.2 shows the bus cycles that are necessary to access the SFR area and the memory areas.

Area	SFR area	Memory area
Even address byte access	BCLK Address X Even X Data X Data X	BCLK Address X Even X Data X Data
Add address byte access	BCLK Address X Odd X Data X Data X	BCLK Address X Odd X Data X Data
Even address word access	BCLK Address X Even +1 X Data X Data X Data	BCLK Address XEven/even+1 Data X
Add address word access	BCLK Odd Codd+1 X Address X Odd X Odd+1 X Data X Data X Data X	BCLK Address X Odd X Odd+1 X Data X Data X Data



Clock Generating Circuit

Clock Generating Circuit

The clock generating circuit contains three oscillator circuits that supply the operating clock sources to the CPU and internal peripheral units.

Table 1.8.1.	Main clock, sub-clock, and ring oscillator generating circuits
--------------	----------------------------------------------------------------

	Main clock generating circuit	Sub clock generating circuit	Ring oscillator generating circuit
Use of clock	CPU's operating clock source	CPU's operating clock source	CPU's operating clock source
	 Internal peripheral units' 	 Timer 1/X/Y/Z's count 	 Internal peripheral units'
	operating clock source	clock source	operating clock source
			Timer Y's count clock
			source
Usable oscillator (Note)	Ceramic, crystal or RC	Crystal oscillator	-
	oscillator		
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT	None (has internal pins)
Oscillation stop/restart function	Available	Available	Available
Oscillator status immediately	Oscillating	Stopped	Oscillating
after reset			
Other	Externally derived clock	can be input	_

Note : When not using the main clock generating circuit, pull up the XIN pin and leave the XOUT pin open. Also, set the main clock stop bit (bit 5 of address 0006) to "1" (stop).

Example of oscillator circuit

Figure 1.8.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Figure 1.8.2 shows some examples of sub-clock circuits, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figures 1.8.1 and 1.8.2 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.




Figure 1.8.1. Examples of main clock





Tentative Specifications REV.E1 Specifications in this manual are tentative and subject to change.

Clock Generating Circuit





Figure 1.8.2. Examples of sub-clock

A ring oscillator is built into the microcomputer. The oscillation of the ring oscillator can be used as the BCLK by setting the main clock select bit (bit 2 of address 000C). Lower power consumption can be realized because the oscillating frequency of the ring oscillator is much lower compared to that of XIN. The frequency of the ring oscillator depends on the supply voltage and the operation temperature range. Be careful that variable frequencies and obtain the sufficient margin when designing application products.

Clock Control

Figure 1.8.3 shows the block diagram of the clock generating circuit.





Clock Generating Circuit

The following paragraphs describes the clocks generated by the clock generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After reset, oscillation starts. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock reduces the power dissipation.

After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the XOUT pin reduces the power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(2) Sub-clock

The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 000616), the sub-clock can be selected as BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching.

After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the XCOUT pin can be reduced using the XCIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the XCOUT pin reduces the power dissipation. This bit changes to "1" when shifting to stop mode and at a reset.

(3) BCLK

The BCLK is the clock that drives the CPU. The clock source for BCLK is as follows: (1) the clock derived by dividing the main clock by 1, 2, 4, 8, or 16, (2) fc, or (3) the clock derived by dividing the clock supplied by the ring oscillator circuit (fRING) by 1, 2, 4, 8 or 16. After reset, the BCLK is derived by dividing the fRING by 8. When using an external RC oscillator circuit for the main clock, 1 division of the main clock cannot be selected as BCLK.

The main clock division select bit 0(bit 6 at address 000616) changes to "1" when shifting from highspeed/medium-speed mode to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(4) Peripheral function clock

a. f1, f8, f32

The clock for the peripheral devices is derived from the main clock or by dividing it by 8 or 32. The peripheral function clock is stopped as follows: (i) by stopping the main clock or (ii) by executing an WAIT instruction after setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1". When using an external RC oscillator circuit for the main clock, f1 cannot be selected as the operation clock of some peripheral devices.

b. fad

This clock has the same frequency as the main clock and is used in A-D conversion.

(5) fC32

This clock is derived by dividing the sub-clock by 32. It is used for the timer 1, timer X, timer Y and timer Z counts. Figure 1.8.6 shows the block diagram of fc32.

(6) fC

This clock has the same frequency as the sub-clock. It is used for BCLK and for the watchdog timer.

(7) fring

This clock is supplied by the ring oscillator circuit. In the ring oscillator mode, the clock divided by the division ratio selected with the main clock division select bit 0 and bit 1 (bit 6 at address 000616, and bit 6 and bit 7 at address 000716) is supplied as BCLK. Immediately after reset, 8 divisions of this clock is supplied as BCLK. The ring oscillator oscillation can be set to BCLK when oscillation stop is detected or with the main clock switching bit (bit 2 at address 000C16).



Under Specifications in this r development Specifications in this r Clock Generating Circuit

Under

		1	<u> </u>	0	0	Symbol CM0	Address 000616	When reset 4816		
						Bit symbol	Bit name	Function	R	١
						Reserved	bit	Always set to "0"	0	(
						CM02	WAIT peripheral function clock stop bit	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (Note 8)	0	
						CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	0	
	ļ					CM04	Port Xc select bit	0 : I/O port 1 : XcIN-Xcout generation	0	•
						CM05	Main clock (XIN-XOUT) stop bit (Note 3,4,5)	0 : On 1 : Off	0	-
!						CM06	Main clock division select bit 0 (Note 7)	0 : CM16 and CM17 valid 1 : Division by 8 mode	0	
						CM07	System clock select bit (Note 6)	0 : Xin, Xout 1 : Xcin, Xcout	0	-
l,	ow-	spee	char ed/lc	nges ow po	to " we	1" when shiftin r dissipation m	ode to stop mode, the value	Can not write to both bits at the same time. speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode.	ting	fr
l ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck c	nges ow po clude	to " owe ed.	1" when shiftin r dissipation m	ode to stop mode, the value " when using low-speed, lo	speed mode to stop mode and at a reset. When shif before stop mode is retained.	ting	fr
i ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016		
i ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 Function 0 : Clock on	R O	
i ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1 Bit symbol	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit (Note 4)	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 Function	R	
ote 8: f	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1 Bit symbol CM10	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode)	R	
i ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1 Bit symbol CM10 Reserved	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 0 : Clock on 1 : All clocks off (stop mode) Always set to "0"	R 0	
i ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 Unit Clock on 1 : All clocks off (stop mode) Always set to "0" O : Ceramic oscillation or crystal oscillation	R 0 0	
l ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved CM13	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit XIN oscillation select bit	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0" 0 : Ceramic oscillation or crystal oscillation 1 : RC oscillation 0 : Oscillation enabled	R 0 0	
l ote 8: f Syste	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved CM13 CM14	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit XIN oscillation select bit Ring oscillation stop bit XIN-XOUT drive capacity select bit (Note 2) Main clock division	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0" Always set to "0" 0 : Ceramic oscillation or crystal oscillation 1 : RC oscillation 0 : Oscillation enabled 1 : Oscillation stopped (Note 5) 0 : LOW 1 : HIGH ^{b7 b6} 0 0 : No division mode	R 0 0 0	
l ote 8: f	ow-: c32	spee is no	char ed/lo ot in ck (nges ow po clude	to " owe ed.	1" when shiftin r dissipation m Do not set to "1 register 1 Symbol CM1 Bit symbol CM10 Reserved Reserved CM13 CM14 CM15	ode to stop mode, the value " when using low-speed, low (Note 1) Address 000716 Bit name All clock stop control bit (Note 4) bit XIN oscillation select bit Ring oscillation stop bit XIN-XOUT drive capacity select bit (Note 2)	speed mode to stop mode and at a reset. When shif before stop mode is retained. w power dissipation or ring oscillator mode. When reset 2016 Function 0 : Clock on 1 : All clocks off (stop mode) Always set to "0" 0 : Ceramic oscillation or crystal oscillation 1 : RC oscillation 0 : Oscillation enabled 1 : Oscillation stopped (Note 5) 0 : LOW 1 : HIGH	R 0 0 0	

Figure 1.8.4. System clock control registers 0 and 1





Člock Generating Circuit





Figure 1.8.5. Oscillation stop detection register and clock prescaler reset flag





Tentative Specifications REV.E1 Specifications in this manual are tentative and subject to change.

Javelopment Stop Mode, Wait Mode

Stop Mode

Under

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

Because the oscillation of BCLK, f1 to f32, fc, fc32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer X operate provided that the event counter mode is set to an external pulse, and UART0 and UART1 function provided an external clock is selected. Table 1.8.2 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel must have been changed to 0 before shifting to stop mode. If returning by an interrupt, that interrupt routine is executed. If only a hardware reset is used to cancel stop mode, change the priority level of all interrupt to 0, then shift to stop mode.

When shifting from high-speed/medium-speed mode to stop mode or at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

The stop mode must not be used while operating in the ring oscillator mode.

Table 1.8.2. Port status during stop mode

Pin	States
Port	Retains status before stop mode

Wait Mode

When a WAIT instruction is executed, BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 1.8.3 shows the status of the ports in wait mode. Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts using as BCLK, the clock that had been selected when the WAIT instruction was executed.

Table 1.8.3. Port status during wait mode

Pin	States
Port	Retains status before wait mode



Status Transition of BCLK

Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.8.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

When reset, division by 8 mode is set. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed mode to stop mode or at a reset. The following shows the operational modes of BCLK. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

(1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

(2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

(3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power dissipation mode, sure the sub-clock is oscillating stably.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

(5) No-division mode

The main clock is divided by 1 to obtain the BCLK. When using an external RC circuit for the main clock, no-division mode must not be used.

(6) Low-speed mode

fc is used as BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub-clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled.

(7) Low power dissipation mode

fc is the BCLK and the main clock is stopped.

(8) Ring oscillator mode

This mode sets the ring oscillator as BCLK. The same as when XIN is the main clock, the modes are no division, 2-division, 4-division, 8-division, and 16-division.

Note: Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock.


And, be sure to shift from division by 8 mode when you change it to ring oscillator mode. Shift to other mode after you surely shift to the mode for division by 8 mode when you change it from ring oscillator mode to other mode.



CM22	CM17	CM16	CM07	CM06	CM05	CM04	Operating mode of BCLK
0	0	1	0	0	0	Invalid	Division by 2 mode
0	1	0	0	0	0	Invalid	Division by 4 mode
0	Invalid	Invalid	0	1	0	Invalid	Division by 8 mode
0	1	1	0	0	0	Invalid	Division by 16 mode
0	0	0	0	0	0	Invalid	No-division mode
0	Invalid	Invalid	1	Invalid	0	1	Low-speed mode
0	Invalid	Invalid	1	Invalid	1	1	Low power dissipation mode
1	0	1	0	0	Invalid	Invalid	Ring oscillator mode(divided by 2)
1	1	0	0	0	Invalid	Invalid	Ring oscillator mode(divided by 4)
1	Invalid	Invalid	0	1	Invalid	Invalid	Ring oscillator mode(divided by 8)
1	1	1	0	0	Invalid	Invalid	Ring oscillator mode(divided by 16)
1	0	0	0	0	Invalid	Invalid	Ring oscillator mode(no division)

Table 1.8.4. Operating modes dictated by settings of system clock control registers 0 and 1





^{2^w Specifications in this manual are tentative and subject to change.}

Power Control

This section gives an overview of power control.

Modes

There are three power save modes.

(1) Normal operating mode

• High-speed mode

In this mode, one main clock cycle forms BCLK. The CPU operates on the BCLK. The peripheral functions operate on the clocks specified for each respective function.

Medium-speed mode

In this mode, the main clock is divided into 2, 4, 8, or 16 to form BCLK. The CPU operates on the BCLK. The peripheral functions operated on the clocks specified for each respective function.

Low-speed mode

In this mode, fc forms BCLK. The CPU operates on the fc clock. fc is the clock supplied by the subclock. The peripheral functions operate on the clocks specified for each respective function.

Low power-dissipation mode

This mode is selected when the main clock is stopped from low-speed mode. The CPU operates on the fc clock. fc is the clock supplied by the subclock. Only the peripheral functions for which the subclock was selected as the count source continue to run.

• Ring oscillator mode

This mode sets the ring oscillator as BCLK. The ring oscillator can be set to no division, 2-divisions, 4division, 8-division, or 16-division mode according to the settings for CM06, CM16, and CM17. Increasing the division ratio lowers power consumption. When the microcomputer is operating with the ring oscillator, the XIN clock driver can be stopped by setting the main clock stop bit to "1." This can lower the power dissipation even more.

(2) Wait mode


CPU operation is halted in this mode. The oscillator continues to run.

(3) Stop mode

All oscillators stop in this mode. The CPU and internal peripheral functions all stop. Of all 3 power saving modes, power savings are greatest in this mode. The mode cannot be shifted to the stop mode directly from the ring oscillator mode.

Figure 1.9.1 and 1.9.2 show the transition between each of the three modes, (1), (2), and (3).





Mitsubishi microcomputers M30100/M30102 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Power Control

Under




Figure 1.9.1. Clock transition (1)



Tentative Specifications REV.E1 Specifications in this manual are tentative and subject to change.

development Power Control

Under




Figure 1.9.2. Clock transition (2)



Oscillation Stop Detection

Oscillation Stop Detection Function

The oscillation stop detection function detects abnormal stopping of the main clock by causes such as opening and shorting of the XIN oscillation circuit. When oscillation stop is detected, an oscillation stop detection interrupt is issued. When an oscillation stop detection interrupt is issued, the ring oscillator in the microcomputer operates automatically and is used as the main clock in place of the XIN clock. This allows interrupt processing.

The oscillation stop detection function can be enabled/disabled with bit 0 and bit 1 of the oscillation stop detection register. When this bit is set to "112," the function is enabled. After the reset is released, the oscillation stop detection function becomes disabled because the bit value is "002."

Table 1.10.1 gives an specification overview of the oscillation stop detection function, Figure 1.10.2 is a configuration diagram of the oscillation stop detection circuit and Figure 1.10.3 shows the configuration of the oscillation stop detection register.

Item	Specification
Oscillation stop detectable clock and	$XIN \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop	When the oscillation stop detection bit (bit 0 of address 000C16)
detection function	and the oscillation stop detection interrupt enable bit (bit 1 of
	address 000C16) are set to "1"
Operation at oscillation stop detection	Oscillation stop detection interrupt occurs
Notes on STOP mode, low power	Before stopping the main clock (XIN-XOUT), set the
dissipation mode, and ring oscillator	oscillation stop detection enable bit to "0" to disable the
mode	oscillation stop detection function. Enable main clock
	(XIN-XOUT) oscillation and after the oscillation stabilizes,
	set the bit to "1" again.
Notes on WAIT mode	If the peripheral function clock is stopped in WAIT mode
	with the WAIT mode peripheral function clock stop bit
	(bit 2 of the address 000616), oscillation stop will be detected.
	Do not stop the peripheral function clock in WAIT mode.

Table 1.10.1. Specification overview of the oscillation stop detection function





Tentative Specifications REV.E1 Specifications in this manual are tentative and subject to change.

Oscillation Stop Detection




Figure 1.10.1. Oscillation stop detection circuit




Figure 1.10.2. Oscillation stop detection register



specifications in this over the specification of t

Oscillation stop detection bit (CM20)

You can start the oscillation stop detection by setting this bit to "1" and CM21=1 (oscillation stop detection interrupt enabled). The detection is not executed when this bit is set to "0" or in reset status. Be sure to set this bit to "0" before setting for the stop-mode. Set this bit again to "1" after release from stop-mode. Set this bit to "0" also before setting the main clock stop bit (bit 5 at 000616) to "1".

Do not set this bit to "1" if the frequency of XIN is lower than 2 MHz.

An oscillation stop is detected if CM02="1" (peripheral function clock has been set for stop in wait mode) and the mode is shifted to wait.

Oscillation stop detection interrupt enable bit (CM21)

When CM20=1 and CM21=1, an oscillation stop detection interrupt is generated if an abnormal stop of XIN is detected. The ring oscillator starts operation instead of the XIN clock which stopped abnormally. The operation goes further with the main clock supplied from the ring oscillator. For the oscillation stop detection interrupt, judgment on the interrupt condition is necessary, because this interrupt shares the vector table with watchdog timer interrupt. Figure 1.10.3 shows flow of the judgment with oscillation stop detection interrupt processing program.

Main clock switch bit (CM22)


When setting this bit to "1", the ring oscillator is selected as main clock. At this time, the ring oscillator starts simultaneously if it has been stopped (CM14=1). This bit is cleared only when CM23 is "0" (when XIN is oscillating).

If an oscillation stop is detected while both CM20 and CM21 are "1", this bit automatically switches to "1". When this bit is set to "1", the ring oscillation stop bit (bit 4 of address 000716) is automatically set to "0".

Clock monitor bit (CM23)

You can see the operation status of the XIN clock. When this bit is "0", XIN is operating correctly. You can check the oscillation status of XIN when an oscillation stop detection interrupt is generated or after reset. When oscillation stop detection is invalid (CM20="0"), the clock monitor bit is "0".





Öscillation Stop Detection




Figure 1.10.3. Flow of the judgment





Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.11.1 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716) and port P0 direction register (address 00E216) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P0.

If, after "1" (write-enabled) has been written to bit "enables writing to port P0 direction register" (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to "0" (write-inhibited).

The system clock control registers 0 and 1 and oscillation stop detection register write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".





Figure 1.11.1. Protect register





Interrupts

Overview of Interrupt

Type of Interrupts

Figure 1.12.1 lists the types of interrupts.




Figure 1.12.1. Classification of interrupts

Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level.
 Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level.





Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT interrupt

An INT interrupt occurs when assigning one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to "0" and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.





Hardware Interrupts

Hardware interrupts are classified into two types - special interrupts and peripheral I/O interrupts.

(1) Special interrupts

Special interrupts are non-maskable interrupts.

Tentative Specifications REV.E1

Reset

Reset occurs if an "L" is input to the RESET pin.

UART0 receive interrupt

UART0 receive interrupt occurs when UART1 is received. This interrupt can be enabled with bit 2 of the INT0 input filter select register (address 001E16).

This interrupt is exclusively for the debugger, do not use it in other circumstances.

DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

Oscillation stop detection/watchdog timer interrupt

Generated by the oscillation stop detection or watchdog timer.

Specifications in this manual are tentative and subject to change.

Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1", a single-step interrupt occurs after one instruction is executed.

Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1". If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs.

(2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.

• Key-input interrupt

A key-input interrupt occurs if a falling or rising edge is input to the $\overline{\text{KI}}$ pin.

• A-D conversion interrupt

This is an interrupt that the A-D converter generates.

• UART0 and UART1 transmission interrupt

These are interrupts that the serial I/O transmission generates.

UART0 and UART1 reception interrupt

These are interrupts that the serial I/O reception generates.

• Timer X interrupt

This is an interrupts that timer X generates.

• Timer Y interrupt

This is an interrupt that timer Y generates.

Timer Z interrupt

This is an interrupt that timer Z generates.

Timer C interrupt

This is an interrupt that timer C generates.

CNTR0 interrupt

This interrupt occurs if a falling or rising edge is input to the CNTR0 pin.

TCIN interrupt

This interrupt occurs if a falling edge, rising edge or both edges are input to the TCIN pin. This interrupt also occurs with the RING512.

INT0 to INT3 interrupt

INT0 to INT2 interrupts occur if any one of a rising edge, a falling edge or a both-edge is input to the INT pin. INT3 inerrupt occurs if either a falling edge or a both-edge is input to the INT pin.





Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.12.2 shows format for specifying interrupt vector addresses.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.




Figure 1.12.2. Format for specifying interrupt vector addresses

• Fixed vector tables


The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.12.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 1.12.1.	Interrupt a	and fixed	vector	address
---------------	-------------	-----------	--------	---------

Interrupt source	Vector table addresses	Remarks
	Address (L) to address (H)	
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction
BRK instruction	FFFE416 to FFFE716	If the vector is filled with FF16, program execution starts from
		the address shown by the vector in the variable vector table
Address match	FFFE816 to FFFEB16	There is an address-matching interrupt enable bit
Single step (Note)	FFFEC16 to FFFEF16	Do not use
Oscillation stop detection/	FFFF016 to FFFF316	
watchdog timer		
DBC (Note)	FFFF416 to FFFF716	Do not use
UART0 receive (Note)	FFFF816 to FFFFB16	Do not use
Reset	FFFFC ₁₆ to FFFFF ₁₆	

Note: Interrupts used for debugging purposes only.





• Variable vector tables

The addresses in the variable vector table can be modified, according to the user's settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the address the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.12.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

Table 1.12.2.	Interrupt causes	(variable interrupt	vector addresses)
---------------	------------------	---------------------	-------------------

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks	
Software interrupt number 0	+0 to +3 (Note)	BRK instruction	Cannot be masked by I flag	
Software interrupt number 13	+52 to +55 (Note)	Key input interrupt		
Software interrupt number 14	+56 to +59 (Note)	A-D		
Software interrupt number 17	+68 to +71 (Note)	UART0 transmit		
Software interrupt number 18	+72 to +75 (Note)	UART0 receive		
Software interrupt number 19	+76 to +79 (Note)	UART1 transmit		
Software interrupt number 20	+80 to +83 (Note)	UART1 receive		
Software interrupt number 21	+84 to +87 (Note)	Timer 1		
Software interrupt number 22	+88 to +91 (Note)	Timer X		
Software interrupt number 23	+92 to +95 (Note)	Timer Y		
Software interrupt number 24	+96 to +99 (Note)	Timer Z		
Software interrupt number 25	+100 to +103 (Note)	CNTR0		
Software interrupt number 26	+104 to +107 (Note)	TCIN		
Software interrupt number 27	+108 to +111 (Note)	Timer C		
Software interrupt number 28	+112 to +115 (Note)	INT3		
Software interrupt number 29	+116 to +119 (Note)	INT0		
Software interrupt number 30	+120 to +123 (Note)	INT1		
Software interrupt number 31	+124 to +127 (Note)	INT2		
Software interrupt number 32	+128 to +131 (Note)			
to Software interrupt number 63	to +252 to +255 (Note)	Software interrupt	Cannot be masked by I flag	

Note : Address relative to address in interrupt table register (INTB).





Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level select bit, and processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 1.12.3 shows the interrupt control registers.





Interrupts

b7 b6 b5 b4 b3 b2 b1 b0	SiTIC(I= SiRIC(I= T1IC TXIC TXIC TYIC TZIC CNITEO	00 00 005116,0 005216,0 00 00 00 00 00 00 00 00 00			
	Bit symbol	Bit name	Function	R	W
		Interrupt priority level select bit	b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2	0	0
· · · · · · · · · · · · · · · · · · ·	ILVL1		0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6	0	0
			1 1 1 : Level 7	0	0
· · · · · · · · · · · · · · · · · · ·	IR	Interrupt request bit	0 : Interrupt not requested 1 : Interrupt requested	0	O (Note 1)
	Nothing is ass In an attemp out to be ind	ot to write to these bits, wr	ite "0". The value, if read, turns	_	-
b7 b6 b5 b4 b3 b2 b1 b0		bol Address =0, 1, 2) 005D16, 005E 005F16	When reset E16 XX00X0002 XX00X0002		
	Bit symbol	Bit name	Function	R	W
		Interrupt priority level select bit	^{b2 b1 b0} 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1	0	0
	ILVL1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5	0	0
· · · · · · · · · · · · · · · · · · ·	ILVL2		1 1 0 : Level 6 1 1 1 : Level 7	0	0
· · · · · · · · · · · · · · · · · · ·	_ IR	Interrupt request bit	0: Interrupt not requested 1: Interrupt requested	0	O (Note 1)
	POL	Polarity select bit	0 : Selects falling edge 1 : Selects rising edge	0	0
	- Reserved I	bit	Always set to "0"	0	0
		signed. ot to write to these bits, wr be indeterminate.	ite "0". The value, if read,	_	_
	for se	et (= 1).	for reset (= 0), but cannot be accorregister, do so at a point that dos		

Figure 1.12.3. Interrupt control register





Interrupt Enable Flag (I Flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 1.12.3 shows the settings of interrupt priority levels and Table 1.12.4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- · interrupt enable flag (I flag) = 1
- · interrupt request bit = 1
- · interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

Table 1.12.3. Settings of interrupt priority levels

		oriority ect bit	Interrupt priority level	Priority order
b2 0	b1 0	b0 0	Level 0 (interrupt disabled)	
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	V
1	1	1	Level 7	High

Table 1.12.4. Interrupt levels enabled accordingto the contents of the IPL

IPL Enabled interrupt price			Enabled interrupt priority levels
IPL2	IPL1	IPL 0	
0	0	0	Interrupt levels 1 and above are enabled
0	0	1	Interrupt levels 2 and above are enabled
0	1	0	Interrupt levels 3 and above are enabled
0	1	1	Interrupt levels 4 and above are enabled
1	0	0	Interrupt levels 5 and above are enabled
1	0	1	Interrupt levels 6 and above are enabled
1	1	0	Interrupt levels 7 and above are enabled
1	1	1	All maskable interrupts are disabled





Rewrite The Interrupt Control Register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1:

INT_SWITC	H1:	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear T1IC int. priority level and int. request bit.
NOP		;
NOP		
FSET	I	; Enable interrupts.
Example 2:		
INT_SWITC	H2:	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear T1IC int. priority level and int. request bit.
MOV.W	MEM, R0	; Dummy read.
FSET	I	; Enable interrupts.
Example 3:		
INT_SWITC	H3:	
PUSHC	FLG	; Push Flag register onto stack
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear T1IC int. priority level and int. request bit.
POPC	FLG	; Enable interrupts.

The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET

Changing the interrupt request bit

When attempting to clear the interrupt request bit of an interrupt control register, the interrupt request bit is not cleared sometimes. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : MOV





Interrupts

Interrupt Sequence

Tentative Specifications REV.E1

Specifications in this manual are tentative and subject to change.

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016. After this, the corresponding interrupt request bit becomes "0".
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however, does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed).
- (4) Saves the content of the temporary register (Note) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.12.4 shows the interrupt response time.




Figure 1.12.4. Interrupt response time



Interrupts

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 1.12.5.

······ ·······························						
Interrupt vector address	Stack pointer (SP) value	Without wait				
Even	Even	18 cycles (Note 1)				
Even	Odd	19 cycles (Note 1)				
Odd (Note 2)	Even	19 cycles (Note 1)				
Odd (Note 2)	Odd	20 cycles (Note 1)				

Table 1.12.5. Time required for executing the interrupt sequence

Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address match interrupt or of a single-step interrupt.

Note 2: Locate an interrupt vector address in an even address, if possible.

BCLK	
Address bus	Address Indeterminate SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate SP-2 SP-4 vec vec+2 contents
R	
W	
	The indeterminate segment is dependent on the queue buffer. If the queue buffer is ready to take an instruction, a read cycle occurs.

Figure 1.12.5. Time required for executing the interrupt sequence

Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 1.12.6 is set in the IPL.

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer	7
Reset	0
Other	Not changed





Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the 4 high-order bits of the program counter, and 4 high-order bits and 8 loworder bits of the FLG register, 16 bits in total, in the stack area, then saves 16 low-order bits of the program counter. Figure 1.12.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).





Figure 1.12.6. State of stack before and after acceptance of interrupt request





Interrupts

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer (Note), at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.12.7 shows the operation of the saving registers. Note: This is the stack pointer indicated by the U flag.




Figure 1.12.7. Operation of saving registers





Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 1.12.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Interrupt Priority Level Judge Circuit


This circuit selects the interrupt with the highest priority level when two or more interrupts are generated simultaneously.

Figure 1.12.9 shows the interrupt resolution circuit.





Reset > UART0 receive > DBC > Oscillation stop detection/watchdog timer > Peripheral I/O > Single step > Address match






Figure 1.12.9. Interrupt resolution circuit





INT Interrupt

INT0 to INT3 are triggered by the edges of external inputs. The edge polarity of INT0 to INT2 is selected using the polarity select bit (bit 4 of addresses 005D16, 005E16 and 005F16). Input to INT0 is available via filter with three different sampling frequencies.

As to external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting the INTi (i=0 to 3) input polarity select bit of the external input enable register (009616) to "1". To select both edges, set the polarity switching bit of the corresponding interrupt control register to "0" (falling edge). To select one edge, set the polarity switching bit of the corresponding interrupt control register to either "1" (raising edge) or "0" (falling edge). Please note that when one edge is selected using INT3, the polarity will be a falling edge.

After setting the external input enable register, clear the interrupt request bit, and then enable the corresponding input interrupt. Moreover, you should write to the external input enable bit only under conditions where the corresponding input interrupt is disabled.





Figure 1.12.10 shows the external input related registers.

Tentative Specifications REV.E1

Specifications in this manual are tentative and subject to change.

Figure 1.12.10. External input related registers





INT0 Input Filter

The INT0 input has a digital filter which can be sampled by one of three sampling clocks. You select the sampling clock using the INT0 Input Filter Select bits, bits 1 and 0.

INT0 interrupt request occurs when the sampled input level matches three times.

When selecting 'sampling with filter', the value of the port P45, if read, will be the value after filtering. Figure 1.12.11 shows the $\overline{INT0}$ input filter.





Figure 1.12.11. INT0 input filter





CNTR0 interrupt

A CNTR0 interrupt is generated from the selected edge polarity, rising or falling edge, of the CNTR0 input signal. The edge polarity is selected using the CNTR0 polarity select bit (bit 2 of address 008B16). When using the CNTR0 interrupt, the port P17 direction register should be set to input.


When the pulse output mode of timer X is selected, the CNTR0 pin functions as a pulse output pin. In this case, a CNTR0 interrupt occurs by a falling or rising edge output from the CNTR0 pin. The port P17 direction register should also be set to input at this time.

Figure 1.12.12 shows the timer X mode register.

b7 b6 b	5	b4	ьз	b2	ь1	ь0	Symbol TXMR	Addres 008B1			
							Bit symbol	Bit name	Function	R	w
						Į.	TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode or pulse period measurement mode	0	0
							TXMOD1		0 1 : Pulse output mode (Note 1) 1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0
							R0EDG	CNTR0 polarity switching bit (Note 2)	0 : Rising edge 1 : Falling edge	0	0
							TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	0	0
		!					TXOCNT	P30/TXOUT select bit	Function varies with each operation mode	0	0
							TXMOD2	Operation mode select bit 2	0 : Except in pulse period measurement mode 1 : Pulse period measurement mode	0	0
							TXEDG (Note 3)	Effectaul edge reception flag	Function varies with each operation mode.	0	0
							TXUND (Note 3)	Timer X under flow flag	Function varies with each operation mode.	0	0
							Note 2: This bi Note 3: TXED (M3010	t should rewrite with G and TXUND were a 00F3/M30102F3) afte	ne direction register of port P17 should be set to i inhibiting the CNTR0 interrupt. added after the product Ver.3.0 of the flash memo er the product Ver.2.0 of the mask ROM edition (I igned to the product before this.	ory ec	litior

Figure 1.12.12 Timer X mode register






TCIN interrupt

A TCIN interrupt is generated from edges of a TCIN input signal or after 512 divisions of fRING.


To use TCIN input signal, set the time measurement input source switching bit (bit 7 of address 009A16) of timer C control register 0 to "0" (TCIN). The level of input to TCIN pin is sampled by one of three sampling clocks, f1, f8 or f32, selected with the digital filter clock select bit (bits 0 and 1 of address 009B16). The input level is determined when the sampled input level matches three times. (However, if the port P33 is read, the value will be the unfiltered value.) The edge polarity of an interrupt can be rising edge, falling edge, or both edges using the time measurement edge trigger select bits (bits 3 and 4 of address 009A16). When triggered after 512 divisions of fRING, set the time measurement input source switching bit (bit 7 of

address 009A16) to "1" (RING512).

Figure 1.12.13 shows the timer C control registers 0 and 1.







Key Input Interrupt

When the direction register of any of P10 to P13 is set for input and the Kli (i=0 to 3) input enable bit of this port is set for enabled, if a falling or rising edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. Figure 1.12.14 shows the block diagram of the key input interrupts. When the appropriate signal ("L" for a pin that has falling edge selected and "H" for a pin that has rising edge selected) is input to a pin for the input inhibit process has not been executed, inputs to the other pins are not detected as interrupts. You should overwrite the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input polarity select bit or the Kli (i=0 to 3) input p






Figure 1.12.14. Block diagram of key input interrupt







Address Match Interrupt

An address match interrupt is generated immediately before the instruction at the address indicated by the address match interrupt register is executed. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed. Figure 1.12.16 shows the address match interrupt-related registers.




Figure 1.12.16. Address match interrupt-related registers





Interrupts

Precautions for Interrupts

(1) Reading address 0000016

Tentative Specifications REV.E1

Specifications in this manual are tentative and subject to change.

· When maskable interrupt is occurred, CPU reads the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Even if the address 0000016 is read out by software, "0" is set to the enabled highest priority interrupt source request bit. Therefore, interrupt can be canceled and unexpected interrupt can occur. Do not read address 0000016 by software.

(2) Setting the stack pointer

 The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. Concerning the first instruction immediately after reset, generating any interrupts is prohibited.

(3) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INTO to INT3 regardless of the CPU operation clock.
- When changing a polarity of pins INTO to INT3, the interrupt request bit may become "1". Clear the interrupt request bit after changing the polarity. Figure 1.12.17 shows the switching condition of INT interrupt request.




Figure 1.12.17. Switching condition of INT interrupt request

(4) Changing interrupt control register

See "Rewrite The Interrupt Control Register".



Watchdog Timer

Watchdog Timer

Under

The watchdog timer has the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt or reset is generated when an underflow occurs in the watchdog timer. A watchdog timer interrupt or reset is selected by bit 2 of the processor mode register 1. When XIN is selected for the BCLK, bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). When XCIN is selected as the BCLK, the prescaler is set for division by 2 regardless of bit 7 of the watchdog timer control register (address 000F16).


When XIN is selected in BCLK


Prescaler division ratio (16 or 128) x watchdog timer count (32768)				
BCLK				
Prescaler division ratio (2) x watchdog timer count (32768)				
BCLK				

For example, when BCLK is 10MHz and the prescaler division ratio is set to 16, the watchdog timer cycle is approximately 52.4 ms.

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

Figure 1.13.1 shows the block diagram of the watchdog timer. Figure 1.13.2 shows the watchdog timerrelated registers.









Watchdog Timer




Figure 1.13.2. Watchdog timer control and start registers





Timer

The microcomputer has four 8-bit timers and one 16-bit timer. The four 8-bit timers are Timer 1, Timer X, Timer Y, and Timer Z and each one has an 8-bit prescaler. The 16-bit timer is Timer C and has time measurement function. All these timers function independently. The count source for each timer is the operating clock that regulates the timing of timer operations such as counting and reloading. Table 1.14.1 shows functional comparison.

Table 1.14.1. Functional comparison

		Timer1	TimerX	TimerY	TimerZ	TimerC
Configuration	on	8-bit timer with 8-bit prescaler	8-bit timer with 8-bit prescaler	8-bit timer with 8-bit prescaler	8-bit timer with 8-bit prescaler	16-bit free-run timer
Count		Down	Down	Down	Down	Up
Count sour	ce (Note)	•f1	•f1	•f1	•f1	•f1
		•f8	•f8	•f8	•f8	•f8
		•f32	•f32	•fRING	 TmrY underflow 	•f32
		•fc32	•fc32	•fc32	•fc32	
Function	Timer mode			\checkmark	\checkmark	-
	Pulse output mode	-	\checkmark	-	-	-
	Event counter mode	-		-	-	-
	Pulse width measurement mode	_	\checkmark	_	_	_
	Pulse period measurement mode	_	V	-	-	-
	Programmable waveform generation mode	_	_		V	_
	Programmable one-shot generation mode	_	_	-	V	_
	Programmable wait one-shot generation mode	_	_	-	V	_
	Time measurement	-	-	-	-	\checkmark
Input pin		-	CNTR0	_	INT0	TCIN
Output pin		_	CNTR0 TXout	ΤΥουτ	ΤΖΟυτ	_
Related interrupt		Tmr1 int	TmrX int CNTR0 int	TmrY int	TmrZ int	TmrC int TCIN int
Timer stop		-		\checkmark	\checkmark	

Note: When using an external RC circuit for the main clock, f1 cannot be selected for the count source.





Timer 1

Timer 1 is an 8-bit timer with an 8-bit prescaler. Figure 1.14.1 shows the block diagram of Timer 1. The timer constantly counts an internally generated count source (clock source). The count source after reset is set to f1. The timer cannot stop counting. Table 1.14.2 shows the specifications of Timer 1 and Figure 1.14.2 shows Timer 1 related registers.




Figure 1.14.1. Block diagram of Timer 1

Tentative Specifications REV.E1


Specifications in this manual are tentative and subject to change.

Table 1.14.2. Specifications of Timer 1	(Timer mode)
-----------------------------------------	--------------

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler 1, m: Set value of Timer 1
Count start condition	After reset
Count stop condition	Disable to stop counting
Interrupt request generation timing	When Timer 1 underflows
Read from timer	Count value can be read out by reading Timer 1 register.
	Same applies to Prescaler 1 register.
Write to timer	When a value is written to Timer 1 register, it is written to both reload register and
	counter.
	Same applies to Prescaler 1 register.











Timer X


Timer X is an 8-bit timer with an 8-bit prescaler. Figure 1.14.3 shows the block diagram of Timer X. Figures 1.14.4 and 1.14.5 shows the Timer X-related registers.


Timer X has the five operation modes listed as follows:

Tentative Specifications REV.E1

Specifications in this manual are tentative and subject to change.

- Timer mode: The timer counts an internal count source (clock source).
- Pulse output mode: The timer counts an internal count source and outputs the pulses whose polarity is inverted at the timer the timer underflows.
- Event counter mode: The timer counts pulses from an external source.
- Pulse width measurement mode: The timer measures an external pulse's pulse width.
- Pulse period measurement mode: The timer measures an external pulse's period.





07 b6 b5 b4 b3 b2 b1 b0	Symbol TXMR	Addres 008B1			
	Bit symbol	Bit name	Function	R	w
	TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode or pulse period measurement mode	0	0
	TXMOD1		0 1 : Pulse output mode (Note 1) 1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	0
	R0EDG	CNTR0 polarity switching bit (Note 2)	0 : Rising edge 1 : Falling edge	0	0
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	0	0
	TXOCNT	P30/TXOUT select bit	Function varies with each operation mode	0	0
	TXMOD2	Operation mode select bit 2	0 : Except in pulse period measurement mode 1 : Pulse period measurement mode	0	0
l	TXEDG (Note 3)	Effectaul edge reception flag	Function varies with each operation mode.	0	0
	TXUND (Note 3)	Timer X under flow flag	Function varies with each operation mode.	0	0
	Note 2: This bi Note 3: TXED (M3010	t should rewrite with G and TXUND were a 00F3/M30102F3) afte	ne direction register of port P17 should be set to i inhibiting the CNTR0 interrupt. added after the product Ver.3.0 of the flash memory of the product Ver.2.0 of the mask ROM edition (1 gned to the product before this.	ory ec	dition

Figure 1.14.4. Timer X-related registers (1)





Timer X




Figure 1.14.5. Timer X-related registers (2)





(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.3) Figure 1.14.6 shows the Timer X mode register in timer mode.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler X, m: Set value of Timer X
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
CNTR0 pin function	Programmable I/O port, or CNTR0 interrupt input pin
TXOUT pin function	Programmable I/O port
Read from timer	Count value can be read out by reading Timer X register.
	Same applies to Prescaler X register.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.

Table 1.14.3. Specifications of timer mode

Tentative Specifications REV.E1 Specifications in this manual are tentative and subject to change.

7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0	Symbol TXMR	Addres 008B1			
[Bit symbol	Bit name	Function	R	W
	TXMOD0	Operation mode select bit 0, 1	0 0 : Timer mode	0	0
	TXMOD1			0	0
	R0EDG	CNTR0 polarity switching bit (Note 1)	0 : Rising edge 1 : Falling edge	0	0
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	0	0
	TXOCNT	0 : In timer mode, se	et to "0"	0	0
	TXMOD2	0 : In timer mode, se	et to "0"	0	0
	TXEDG	Invalid in timer mode When write, set "0".	e. When read, this contents is indeteminate.	0	0
	TXUND	Invalid in timer mode When write, set "0".	e. When read, this contents is indeteminate.	0	0







(2) Pulse output mode

In this mode, the timer counts an internally generated count source, and outputs from the CNTR0 pin a pulse whose polarity is inverted each time the timer underflows. (See Table 1.14.4) Figure 1.14.7 shows Timer X mode register in pulse output mode.

Item	Specification			
Count source	f1, f8, f32, fC32			
Count operation	Down count			
	• When the timer underflows, it reloads the reload register contents before continuing counting			
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler X, m: Set value of Timer X			
Count start condition	Count start flag is set (=1)			
Count stop condition	Count start flag is reset (=0)			
Interrupt request generation timing	When Timer X underflows [Timer X interruption]			
	• Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 output [CNTR0 interruption] (Note)			
CNTR0 pin function	Pulse output			
TXOUT pin function	Programmable I/O port or pulse output (Inverted waveform of the pulse output from the			
	CNTR0 pin)			
Read from timer	Count value can be read out by reading Timer X register.			
	Same applies to Prescaler X register.			
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.			
	Same applies to Prescaler X register.			
Select function	Pulse output function			
	Each time the timer underflows, the TXOUT pin's polarity is reversed			
	CNTR0 polarity switching function			
	The polarity level at starting of pulse output can be selected to be "High" or "Low" with software.			

Note: When setting the timer X mode register to pulse output mode, the CNTR0 interrupt request bit becomes "1". Thus, when using an CNTR0 interrupt, the CNTR0 interrupt request bit must be set to "0" after setting the timer X mode register.

7 b6 b5 b4 b3 b2 b1 b0 0 0 1	Symbol TXMR	Addres 008B1		
	Bit symbol	Bit name	Function	RW
	TXMOD0	Operation mode	0 1 : Pulse output mode (Note 1)	00
	TXMOD1	select bit 0, 1	(00
	R0EDG	CNTR0 polarity switching bit (Note 3)	0: Output starts at "H" (Interrupt at rising edge) 1: Output starts at "L" (Interrupt at falling edge)	00
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	00
	TXOCNT	P30/TXOUT select bit	0 : Port P30 1 : TXo∪⊤ output (Note 2)	00
	TXMOD2	0 : Set to "0" in pul	se output mode	00
l	TXEDG	Invalid in pulse outp When write, set "0".	out mode. When read, this contents is indeteminate.	00
	TXUND	Invalid in pulse outp When write, set "0".	out mode. When read, this contents is indeteminate.	00
	Note 2: Output	is set regardless of t	e direction register of port P17 must be set to inpu he setting of the direction register of port P30. nhibiting the CNTR0 interrupt.	ut.

Figure 1.14.7. Timer X mode register in pulse output mode





(3) Event counter mode

In this mode, the timer counts an external signal fed to CNTR0 pin. (See Table 1.14.5) Figure 1.14.8 shows Timer X mode register in event counter mode.

ltem	Specification
Count source	External signals fed to CNTRo pin (Active edge is selected by software)
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler X, m: Set value of Timer X
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
	 Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 input [CNTR0 interruption]
CNTR0 pin function	Count source input
TXOUT pin function	Programmable I/O port
Read from timer	Count value can be read out by reading Timer X register.
	Same applies to Prescaler X register.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.
Select function	CNTR0 polarity switching function
	The active edge of count source can be selected to be the rising or the falling edge with
	software.

Table 1.14.5. Specifications of event counter mode

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 0 1 0	Symbol TXMR	Addres 008B1			
	Bit symbol	Bit name	Function	R	W
	TXMOD0	Operation mode	1 0 : Event counter mode	0	0
	TXMOD1	select bit 0, 1		0	0
	R0EDG	CNTR0 polarity switching bit (Note 1)	0: Counts at rising edge (Interrupt at rising edge) 1: Counts at falling edge(Interrupt at falling edge)	0	0
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	0	0
	TXOCNT	0 : Set to "0" in event counter mode		0	0
	TXMOD2	0 : Set to "0" in event counter mode		0	0
	TXEDG	Invalid in event counter mode. When write, set "0". When read, this contents is indeteminate.		0	0
TXUN		Invalid in event counter mode. When write, set "0". When read, this contents is indeteminate.		0	0

Figure 1.14.8. Timer X mode register in event counter mode





(4) Pulse width measurement mode

Tentative Specifications REV.E1

In this mode, the timer measures the pulse width of an external signal fed to CNTR0 pin. (See Table 1.14.6) Figure 1.14.9 shows the Timer X mode register in pulse width measurement mode. Figure 1.14.10 shows an operation example in pulse width measurement mode.

Specifications in this manual are tentative and subject to change.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• Continuously counts the selected signal only when the measurement pulse is "H" level,
	or conversely only "L" level.
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
	Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 input [CNTR0 interruption]
CNTR0 pin function	Measurement pulse input
TXOUT pin function	Programmable I/O port
Read from timer	Count value can be read out by reading Timer X register.
	Same applies to Prescaler X register.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.
Select function	CNTR0 polarity switching function
	The measurement pulse input can be selected to be "H" level width or "L" level width by
	software.

b7 b6 b5 b4 b3 b2 b1 b0 0 0 1 1 1	Symbol TXMR	Addres 008B1			
	Bit symbol	Bit name	Function	R	W
	TXMOD0	Operation mode select bit 0, 1	1 1 : Pulse width measurement mode		0
	TXMOD1	,		0	0
	R0EDG	CNTR0 polarity switching bit (Note 1)	0 : Measures "H" level width (Interrupt at rising edge) 1 : Measures "L" level width (Interrupt at falling edge)	0	0
	TXS	Timer X count start flag	0 : Stops counting 1 : Starts counting	0	0
	TXOCNT	0 : Set to "0" in pulse width measurement mode		0	0
	TXMOD2 0 : Set to "0" in pulse width measurement mode		0	0	
L	TXEDG	Invalid in pulse width measurement mode. When write, set "0". When read, this contents is indeteminate.		0	0
	TXUND	Invalid in pulse width measurement mode. When write, set "0". When read, this contents is indeteminate.		0	0

Figure 1.14.9. Timer X mode register in pulse width measurement mode








Figure 1.14.10. Operation example in pulse width measurement mode



(5) Pulse period measurement mode

Tentative Specifications REV.E1


In this mode, the timer measures the pulse period of an external signal fed to CNTR0 pin. (See Table 1.14.7) Figure 1.14.11 shows the Timer X mode register in pulse period measurement mode.

Item	Specification
Count source	f1, f8, f32, fC32
Count operation	Down count
	• After valid edge of measurement pulse is input, the timer X reloads contents in the
	reload register and continues counting in underflow of the second prescaler X.
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
	• Rising (R0EDG=0) or falling (R0EDG=1) of CNTR0 input [CNTR0 interruption or Timer
	X interrupt]
CNTR0 pin function	Measurement pulse input (Note)
TXOUT pin function	Programmable I/O port
Read from timer	When reading Timer X register, the count value of buffer for read purpose can be read
	out. The buffer of read purpose retains the content of Timer X register upon an active
	edge of measurement pulse, and starts to read the content of Timer X register by read-
	ing Timer X.
Write to timer	When a value is written to Timer X register, it is written to both reload register and counter.
	Same applies to Prescaler X register.
Select function	CNTR0 polarity switching function
	The measurement period of pulse input can be selected to be a period from one rising
	edge to the next rising edge or from one falling edge to the next falling edge by software.

Table 1.14.7. Specificatio	ns of pulse period measurement mode

Specifications in this manual are tentative and subject to change.

Note: Avoid a shorter period pulse input than double prescaler X period. Longer pulse for H width and L width than the prescaler X period should be input to the CNTR0 pin. If shorter pulse than the period is input to the CNTR0 pin, the input may be disabled.











Figure 1.14.12. Operation example in pulse period measurement mode






Timer Y

Timer Y is an 8-bit timer with an 8-bit prescaler and has two reload registers - Timer Y Primary and Timer Y Secondary. Figure 1.14.13 shows the block diagram of Timer Y. Figures 1.14.14 to 1.14.16 show the Timer Y-related registers.

Timer Y has the two operation modes listed as follows:

- Timer mode: The timer counts an internal count source (clock source).
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.





b7 b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Addres 00801			
	Bit symbol	Bit name	Function	R	W
	TYMOD0	Timer Y operation mode bit	0 : Timer mode 1 : Programmable waveform generation mode (Note 1)	0	0
	Nothing is a When write	assigned. , set "0". When read,	the content is "0".	_	_
	TYWC	Timer Y write control bit	Function varies depending on the operation mode	0	0
	TYS	Timer Y count start flag	0 : Stops counting (Note 2) 1 : Starts counting	0	0
	TZMOD0	Timer Z operation mode bit	 b5 b4 0 0 : Timer mode 0 1 : Programmable waveform generation mode 	0	0
	TZMOD1	(Note 3)	 Programmable one-shot generation mode Programmable wait one-shot generation mode 	0	0
	TZWC	Timer Z write control bit	Function varies depending on the operation mode	0	0
	TZS	Timer Z count start flag	0 : Stops counting (Note 2) 1 : Starts counting	0	0
Nc	value of ote 2: When th stops. Re ote 3: When tin	the direction register. is bit is cleared to "0" ead out the count val	, the timer reloads the content of the reload register ue before you stop the timer. bit is set for "01", "10" or "11", port P31 is set for of	er be	fore








Figure 1.14.15. Timer Y-related registers (2)





07 b6 b5	b4 b3	b2 b1		Symbol PUM	Address 008416	When reset 0016	
			ÌГ	Bit symbol	Bit name	Function	RW
				TYPUM0	Timer Y primary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)	00
				TYPUM1	Timer Y secondary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 1)	00
		i		TZPUM0	Timer Z primary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 2)	00
				TZPUM1	Timer Z secondary waveform extension control bit	0 : No waveform extension 1 : Waveform extension (Note 2)	00
				TYOPL	Timer Y output level latch	Function varies depending on the operation mode	00
			[TZOPL	Timer Z output level latch	Function varies depending on the operation mode	00
			[INOSTG	INT0 pin one-shottrigger control bit(Note 4)(Timer Z)	0 : INT0 pin one-shot trigger invalid 1 : INT0 pin one-shot trigger valid	00
L				INOSEG	TNT0 pin one-shot trigger polarity select bit (Note 3) (Timer Z)	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	00
			ce s	"0" (or Note 4: <u>This</u> b INT0 ii polarit	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster	input polarity select bit (bit 1 at address 009616) is setting INTO input enable <u>bit (bi</u> t 0 at address 00961 1 at address 009616), and INTO pin one-shot trigger	6),
			ce s	"0" (or Note 4: <u>This</u> b INT0 ii polarit	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit.	setting INTO input enable bit (bit 0 at address 00961)	6),
			ce s	"0" (or Note 4: <u>This</u> b INT0 ii polarit setting regi Symbol	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. ster Address	setting INTO input enable <u>bit (bi</u> t 0 at address 00961) 1 at address 009616), and INTO pin one-shot trigger When reset	6),
			ce s	"0" (or Note 4: <u>This</u> b INT0 ii polarit setting regi Symbol TCSS	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16	setting INTO input enable <u>bit (bi</u> t 0 at address 00961 1 at address 009616), and INTO pin one-shot trigger When reset 0016	
			ce s	"0" (or Note 4: <u>This</u> b INT0 ii polarit setting regi Symbol TCSS Bit symbol	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16 Bit name Timer X count source	setting INTO input enable <u>bit (bit 0 at address 00961</u> 1 at address 009616), and INTO pin one-shot trigger When reset 0016 b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fC32	F
			ce s	"0" (or Note 4: <u>This</u> b INT0 ii polarit setting regi Symbol TCSS Bit symbol TXCK0	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit	setting INTO input enable bit (bit 0 at address 00961) 1 at address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fc32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8	F
			ce s	"0" (or Note 4: <u>This b</u> INTo in polarit setting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK0 TYCK1	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5)	Setting INTO input enable bit (bit 0 at address 00961) 1 at address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f1 (Note 1) 0 0 : f1 (Note 1) 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Ring oscillator output (Note 3) 1 1 : fC32	F C C
			ce s	"0" (or Note 4: <u>This b</u> INTO in polariti setting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK1 TYCK1 TZCK0	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit	setting INTO input enable <u>bit (bit 0 at address 00961)</u> 1 at address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fC32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Ring oscillator output (Note 3) 1 1 : fC32 b5 b4 0 0 : f1 (Note 1) 0 1 : f8	F C C
			ce s	"0" (or Note 4: <u>This b</u> INTO in polarit Setting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK1 TYCK1 TZCK0 TZCK1	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Z count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4) (Note 5)	setting INTO input enable bit (bit 0 at address 00961) 1 at address 009616), and INTO pin one-shot trigger When reset 0016 Function b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fc32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f10 (Note 1) 0 1 : f8 1 0 : f11 (Note 1) 0 1 : f8 0 0 : f1 (Note 1) 0 1 : f8 0 0 : f1 (Note 1) 0 1 : f8 0 0 : f1 (Note 1) 0 0 : f1 (Note 1)	F C C C
			ce s	"0" (or Note 4: <u>This b</u> INTo in polarity Setting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK0 TYCK1 TZCK0 TZCK1 TZCK1 TICK0	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4)	setting INTO input enable bit (bit 0 at address 00961) 1 at address 009616), and INTO pin one-shot trigger When reset 0016 b1 b0 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fC32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f10 (Note 1) 0 1 : f8 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Ring oscillator output (Note 3) 1 1 : fC32 b5 b4 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Timer Y underflow 1 1 : fC32	
			ce s	"0" (or Note 4: <u>This b</u> INTO in polariti Setting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK1 TYCK1 TZCK0 TZCK1 TZCK1 TICK1 Note 1: Wher	ne-edge). it must be set to "1", after nput polarity select bit (bit ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4) (Note 5) Timer 1 count source select bit	setting \overline{INTO} input enable <u>bit (bit 0 at address 00961)</u> 1 at address 009616), and \overline{INTO} pin one-shot trigger When reset 0016 Function bit bo 0 0 : f1 (Note 1) 0 1 : f8 1 0 : f32 1 1 : fC32 b3 b2 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Ring oscillator output (Note 3) 1 1 : fC32 b5 b4 0 0 : f1 (Note 1) 0 1 : f8 1 0 : Timer Y underflow 1 1 : fC32 b7 b6 0 0 : f1 (Note 1) 0 1 : f8	
			ce s	"0" (or Note 4: <u>This b</u> INTo in polarity setting regi Symbol TCSS Bit symbol TXCK0 TXCK1 TYCK1 TYCK1 TYCK1 TZCK1 TICK1 Note 1: Wher coun Note 2: The w	ne-edge). it must be set to "1", after nput polarity select bit (bit y select bit. Ster Address 008E16 Bit name Timer X count source select bit (Note 5) Timer Y count source select bit (Note 2) (Note 5) Timer Z count source select bit (Note 4) (Note 4) (Note 5) Timer 1 count source select bit	setting INTO input enable bit (bit 0 at address 00961) 1 at address 009616), and INTO pin one-shot trigger When reset 0016 bit bit bit 00 0 1 fit 1 1 fit 1 0 : faz 1 1 : fc32 bit bit 0 0 : f1 0 0 : f1	

Figure 1.14.16. Timer Y-related registers (3)





(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 1.14.8) The Timer Y secondary is unused in this mode. Figure 1.14.17 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in timer mode.

Item	Specification
Count source	f1, f8, ring oscillator output, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Y underflows, the contents of the Timer Y primary reload
	register is reloaded.)
	• When a counting stops, the timer reloads the content of the reload register before it
	stops.
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler Y, m: Set value of Timer Y primary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	When Timer Y underflows
TYOUT pin function	Programmable I/O port
Read from timer	Count value can be read out by reading Timer Y primary register.
	Same applies to Prescaler Y register.
Write to timer	When a value is written to Timer Y Primary register, it is written to both reload register
	and counter or written to only reload register. Selected by software.
	Same applies to Prescaler Y register.
Select function	Timer Y write control function
	When a value is written to Timer Y Primary register, it can be selected that the value is
	written to both reload register and counter or written to only reload register.
	Same applies to Prescaler Z register. (Note 2)

Table 1.14.8. Specifications of timer r	node
-----------------------------------------	------

Note 1: When the count is stopped, the Timer Y interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Y interrupt request flag to "0" before starting counting again.

Note 2: If writing to the Timer Y or prescaler Y under the following conditions being filled at the same time the Timer Y interrupt request flag becomes "1" and an interrupt occurs.

<Conditions>

- Timer Y write control bit (bit 2 of address 0080) is "0" (write to timer and reload register simultaneously)
- Timer Y count start flag (bit 3 of address 0080) is "1" (count start)

To write to the Timer Y or prescaler Y in the above state, disable interrupts before writing.





Timer Y, Z mode register b6 b5 b4 b3 b2 b1 b0 Symbol TYZMR b7 Address When reset χŌ 008016 00000X02 R Bit symbol Bit Function W Timer Y operation 0 : Timer mode TYMOD0 O I 0 mode bit Nothing is assigned. When write, set "0". When read, the content is indeterminate. 0 : Write to timer and reload register Timer Y write TYWC simultaneously (Note 2) 0 0 control bit Write to reload register 0 : Stops counting Timer Y count (Note 1) TYS 0 0 1 : Starts counting start flag Timer Z-related bit TZMOD0 0:0 TZMOD1 0 0 TZWC 0 0 TZS 0:0 Note 1: When this bit is cleared to "0", the timer reloads the content of the reload register before it stops. Read out the count value before you stop the timer. Note 2: At the TYWC bit is "0", when you write in the prescaler Y while the timer Y is counting, the timer Y reload content of the timer Y reload register. Timer Y, Z waveform output control register b6 b5 b4 b3 b2 b1 Symbol PUM b0 Address When reset 008416 0016 Bit symbol Bit name RW Function Timer Y primary **TYPUM0** Invalid in timer mode waveform extension 00 control bit Timer Y secondary TYPUM1 Invalid in timer mode i, waveform extension 00 control bit **TZPUM0** Timer Z-related bits 00 TZPUM1 0:0 TYOPL Timer Y output level Invalid in timer mode 00 latch TZOPL Timer Z-related bits 00 INOSTG 00 INOSEG 00

Figure 1.14.17. Timer Y, Z mode register in timer mode



development Timer Y

(2) Programmable waveform generation mode

In this mode, the microcontroller, while counting the set values of Timer Y primary and Timer Y secondary alternately, outputs from the TYOUT pin a waveform whose polarity is inverted each time Timer Y primary or Timer Y secondary underflows. (See Table 1.14.9) A counting starts by counting the set value in the Timer Y primary. Figure 1.14.18 shows Timer Y, Z mode register in programmable waveform generation mode. Figure 1.14.19 shows the operation example.

Item	Specification
Count source	f1, f8, ring oscillator output, fC32
Count operation	Down count
	• When the timer underflows, it reloads the contents of primary reload register and sec-
	ondary reload register alternately before continuing counting.
	• When a counting stops, the timer reloads the content of the reload register before it
	stops.
Divide ratio	fi/(n+1)/((m+1)+(l+1))
	n : Set value of Prescaler Y, m: Set value of Timer Y primary, I: Set value of Timer Y secondary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	When Timer Y underflows during secondary period
TYOUT pin function	Pulse output (Note 2)
Read from timer	Count value can be read out by reading Timer Y primary register.
	Same applies to Prescaler Y register. (Note 3)
Write to timer	When a value is written to Timer Y primary register, it is written to only reload register.
	Same applies to Timer Y secondary register and Prescaler Y register. (Note 4)
Select function	Output level latch select function
	The output level of a waveform being counted during primary and secondary periods is
	selectable.
	 Programmable waveform generation output switching function
	Can select either programmable waveform or the value of Port P32 register for output. (Note 5)
	Waveform extend function (Note 6)
	The waveform output primary period and secondary period can each be extended 0.5
	cycles of the count source
	Frequency when waveform extended: 2xfi/((2x(m+1))+(2x(l+1))+TYPUM0+TYPUM1)
	Duty: (2x(m+1)+TYPUM0)/((2x(m+1)+TYPUM0)+(2x(l+1)+TYPUM1))
	m: set value of Timer Y primary, I: set value of Timer Y secondary
	TYPUM0: Timer Y primary waveform extension control bit
	TYPUM1: Timer Y secondary waveform extension control bit

Table 1.14.9. Specifications of programmable waveform generation me	ode
---------------------------------------------------------------------	-----

Note 1: When the count is stopped, the Timer Y interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Y interrupt request flag to "0" before starting counting again.

Note 2: When the counting stopped, the pin is the secondary period output level.

Note 3: Even when counting the secondary period, read out the Timer Y primary register.

- Note 4: The set value of Timer Y secondary register and waveform extension control bits as well as Timer Y primary register are made effective by writing a value to the Timer Y primary register. The written values are reflected to the waveform output from the next primary period after writing to the Timer Y primary register.
- Note 5: The output is switched in sync with timer Y secondary underflow.

Note 6: When using the waveform extend function, the Prescaler Y register must be set to "0016".





Timer Y, Z mode register b6 b5 b4 b3 b2 b1 b0 b7 Symbol Address When reset TÝZMR 008016 000000X02 1 1 Function R Bit symbol W Bit name Timer Y operation 1 : Programmable waveform generation mode TYMOD0 0 0 mode bit (Note 1) Nothing is assigned. When write, set "0". When read, the content is indeterminate. Set to "1" in programmable waveform Timer Y write TYWC 00 generation mode control bit 0 : Stops counting (Note 2) Timer Y count 0 0 TYS 1 : Starts counting start flag Timer Z-related bit TZMOD0 00 TZMOD1 0 0 TZWC Ο 0 T7S 0:0 Note 1: Output is set for Port P32 regardless of the value of the direction register. Note 2: When this bit is cleared to "0", the timer reloads the content of the reload register before it stops. Read out the count value before you stop the timer. Timer Y, Z waveform output control register b b6 b5 b4 b3 b2 b1 b0 Symbol Address When reset PUM 008416 0016 Bit symbol Bit name RW Function Timer Y primary **TYPUM0** 0 : No waveform extension 00 waveform extension 1 : Waveform extension (Note 1)(Note 2) control bit Timer Y secondary TYPUM1 0 : No waveform extension waveform extension 00 1 : Waveform extension (Note 1)(Note 2) control bit **TZPUM0** Timer 7-related bits 00 TZPUM1 00 Timer Y output level 0 : Outputs "H" for the period set by Timer Y primary and TYOPL 00 "L" for the period set by Timer Y secondary. "L" is outputted when the timer is stopped. latch "H" for the period set by Timer Y primary and "H" for the period set by Timer Y secondary. "H" is outputted when the timer is stopped. Timer Z-related bits TZOPL 00 INOSTG 00 INOSEG 00 Note 1: When setting this bit to "1", the Prescaler Y Register must be set to "0016". Note 2: The waveform extend function cannot be used when selecting f1 for count source.

Figure 1.14.18. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable waveform generation mode








Figure 1.14.19. Timer Y operation example in programmable waveform generation mode

Programmable waveform generation output switching function When the Timer Y programmable waveform generation output switching bit (bit 1 at address 008A16) is set to 0, the output from TYOUT is inverted synchronously when the Timer Y secondary underflows. And when set to 1, the Port P32 register value is output from TYOUT synchronously when the Timer Y secondary underflows.





Timer Z

Timer Z is an 8-bit timer with an 8-bit prescaler and has two reload registers - Timer Z Primary and Timer Z Secondary. Figure 1.14.20 shows the block diagram of Timer Z. Figures 1.14.21 to 1.14.24 show the Timer Z-related registers.

Timer Z has the four operation modes listed as follows:

Specifications in this manual are tentative and subject to change.

Tentative Specifications REV.E1

- Timer mode: The timer counts an internal count source (clock source) or Timer Y underflow.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs one-shot pulse.
- Programmable wait one-shot generation mode: The timer outputs delayed one-shot pulse.




Figure 1.14.20. Block diagram of Timer Z








Figure 1.14.21. Timer Z-related registers (1)





Mitsubishi microcomputers M30100/M30102 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER




Figure 1.14.22. Timer Z-related registers (2)










Figure 1.14.23. Timer Z-related registers (3)















(1) Timer mode

In this mode, the timer counts an internally generated count source or Timer Y underflow. (See Table 1.14.10) The Timer Z secondary is unused in this mode. Figure 1.14.25 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in timer mode.

ltem	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Z underflows, the contents of the Timer Z primary reload
	register is reloaded.)
	• When a counting stops, the timer reloads the content of the reload register before
	stopping counting.
Divide ratio	1/(n+1)/(m+1) n : Set value of Prescaler Z, m: Set value of Timer Z primary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	When Timer Z underflows
TYOUT pin function	Programmable I/O port
INT0 pin function	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register.
Write to timer	When a value is written to Timer Z Primary register, it is written to both reload register
	and counter or written to only reload register. Selected by software.
	Same applies to Prescaler Z register.
Select function	Timer Z write control function
	When a value is written to Timer Z Primary register, it can be selected that the value is
	written to both reload register and counter or written to only reload register.
	Same applies to Prescaler Z register. (Note 2)

Table 1.14.10. Specifications of timer mode

Tentative Specifications REV.E1

Note 1: When the count is stopped, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again.

Note 2: If writing to the Timer Z or prescaler Z under the following conditions being filled at the same time the Timer Z interrupt request flag becomes "1" and an interrupt occurs.

<Conditions>

• Timer Z write control bit (bit 6 of address 0080) is "0" (write to timer and reload register simultaneously)

• Timer Z count start flag (bit 7 of address 0080) is "1" (count start)

To write to the Timer Z or prescaler Z in the above state, disable interrupts before writing.








Figure 1.14.25. Timer Y, Z mode register and Timer Y, Z waveform output control register in timer mode



Timer Z

(2) Programmable waveform generation mode

In this mode, the microcontroller, while counting the set values of Timer Z primary and Timer Z secondary alternately, outputs from the TZOUT pin a waveform whose polarity is inverted each time Timer Z primary or Timer Z secondary underflows. (See Table 1.14.11) A counting starts by counting the value set in the Timer Z primary. Figure 1.14.26 shows Timer Y, Z mode register and Timer Y, Z waveform output control register in this mode. The Timer Z operates in the same way as the Timer Y in this mode. See Figure 1.14.19 shown the Timer Y operating example in programmable waveform generation mode.

Item	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Down count
	• When the timer underflows, it reloads the contents of primary reload register and sec- ondary reload register alternately before continuing counting.
	• When a counting stops, the timer reloads the content of the reload register before it stops.
Divide ratio	fi/(n+1)/((m+1)+(l+1))
	n : Set value of Prescaler Z, m: Set value of Timer Z primary, I: Set value of Timer Z secondary
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0) (Note 1)
Interrupt request generation timing	
TZOUT pin function	Pulse output (Note 2)
INT0 pin function	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register. (Note 3)
Write to timer	When a value is written to Timer Z primary register, it is written to only reload register.
	Same applies to Timer Z secondary register and Prescaler Z register. (Note 4)
Select function	Output level latch select function
	The output level of an waveform being counted during primary and secondary periods
	is selectable.
	 Programmable waveform generation output switching function
	Can select either programmable waveform or the value of Port P31 register for output. (Note 5)
	Waveform extend function(Note 6)
	The waveform output primary and secondary periods can each be extended 0.5 cycles
	of the count source
	Frequency when waveform extended: 2xfi/((2x(m+1))+(2x(l+1))+TZPUM0+TZPUM1)
	Duty: (2x(m+1)+TZPUM0)/((2x(m+1)+TZPUM0)+(2x(l+1)+TZPUM1))
	m: set value of Timer Z primary, I: set value of Timer Z secondary
	TZPUM0: Timer Z primary waveform extension control bit
	TZPUM1: Timer Z secondary waveform extension control bit

Table 1.14.11. Specifications of programmable waveform generating mode

Note 1: When the count is stopped, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again.

Note 2: When the counting stopped, the pin is the secondary period output level.

Note 3: Even when counting the secondary period, read out the Timer Z primary register.

- Note 4: The set value of Timer Z secondary register and waveform extension control bits as well as Timer Z primary register are made effective by writing a value to the Timer Z primary register. The written values are reflected to the waveform output from the next primary period after writing to the Timer Z primary register.
- Note 5: The switching of output is synchronized with a timer Z secondary underflow.

Note 6: When using the waveform extend function, the Prescaler Z register must be set to "0016".

When selecting Timer Y underflow and f1 for the count source, the waveform extend function cannot be used.








Figure 1.14.26. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable waveform generation mode



(3) Programmable one-shot generation mode

Specifications in this manual are tentative and subject to change.

Tentative Specifications REV.E1

In this mode, upon software command or external trigger input (input to the INT0 pin), the microcomputer outputs the one-shot pulse from the TZOUT pin. (See Table 1.14.12) When a trigger occurs, the timer starts operating from the point only once for a given period equal to the set value of the Timer Z primary. Timer Z secondary is unused in this mode. Figure 1.14.27 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in this mode. Figure 1.14.28 shows the Timer Z operation example in this mode.

Item	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Downcounts the set value of Timer Z primary
	• When the timer underflows, it reloads the contents of reload register before stopping
	counting.
	• When a counting stops, the timer reloads the contents of the reload register before it
	stops.
Divide ratio	1/(n+1)/(m+1)
	n : Set value of Prescaler Z, m: Set value of Timer Z primary
Count start condition	Timer Z one-shot start bit is set (=1) (Note 1)
	Valid trigger is input to INT0 pin (Note 2)
Count stop condition	When reloading is completed after count value was set to "0016"
	When Count start flag is reset (=0) (Note 3)
	Timer Z one-shot start bit is reset (=0) (Note 3)
Interrupt request generation timing	When count value becomes "0016"
TZOUT pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register.
Write to timer	When a value is written to Timer Z primary register, it is written to only reload register.
	Same applies to Prescaler Z register. (Note 4)
Select function	Output level latch select function
	The output level of one-shot pulse waveform is selectable.
	 INT0 pin one-shot trigger control function and polarity select function
	The trigger input from the INT0 pin can be set to valid or invalid. Also, the valid trigger's
	polarity can be chosen to be the rising edge, falling edge, or rising and falling both
	edges.
	Waveform extend function
	The one-shot pulse waveform can be extended 0.5 cycles of the count source $^{(Note 5)}$
	Frequency when waveform extended: 2/(n+1)/(2x(m+1)+TZPUM0)
	n: set value of Prescaler Z, m: set value of Timer Z primary
	TZPUM0: Timer Z primary waveform extension control bit

 Table 1.14.12. Specifications of programmable one-shot generating mode

Note 1: Count start flag must have been set to "1".

Note 2: Count start flag must have been set to "1", INTO input enable bit [INTOEN] to "1", and INTO one-shot trigger control bit to "1".

Note 3: When the count is stopped by writing 0 to the count start flag or Timer Z one-shot start bit, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again.

Note 4: Each set value becomes effective by writing to the Timer Z primary register. And the set values are reflected collectively beginning with the next one-shot pulse after writing to the Timer Z primary.

Note 5: When using the waveform extend function, the Prescaler Z register must be set to "0016".

When selecting Timer Y underflow and f1 for the count source, the waveform extend function cannot be used.








Figure 1.14.27. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable one-shot generation mode








Figure 1.14.28. Operation example in programmable one-shot generation mode



development Timer Z

(4) Programmable wait one-shot generation mode

In this mode, upon software command or external trigger input (input to the INT0 pin), the microcomputer outputs the one-shot pulse from the TZOUT pin after waiting for a given length of time. (See Table 1.14.13) When a trigger occurs, from this point, the timer starts outputting pulses only once for a given length of time equal to the Timer Z primary set value after waiting for a given length of time equal to the Timer Z primary set value. Figure 1.14.29 shows the Timer Y, Z mode register and Timer Y, Z waveform output control register in this mode. Figure 1.14.30 shows the Timer Z operation example in this mode.

Item	Specification
Count source	f1, f8, Timer Y underflow, fC32
Count operation	Downcounts the set value of Timer Z primary
	• When Timer Z primary underflows, the contents of Timer Z secondary is reloaded be-
	fore continuing counting.
	• When Timer Z secondary underflows, the contents of Timer Z primary is reloaded be-
	fore stopping counting.
	• When a counting stops, the timer reloads the contents of the reload register before it stops.
Wait time	fi x (n+1) x (m+1), n : Set value of Prescaler Z, m: Set value of Timer Z primary
One-shot pulse output time	fi x (n+1) x (l+1), n : Set value of Prescaler Z, I: Set value of Timer Z secondary
Count start condition	Timer Z one-shot start bit is set (=1) (Note 1)
	Valid trigger is input to INT0 pin (Note 2)
Count stop condition	When reloading is completed after count value at counting Timer Z secondary was set to "0016"
	When Count start flag is reset (=0) (Note 3)
	Timer Z one-shot start bit is reset (=0) (Note 3)
Interrupt request generation timing	When count value at counting Timer Z secondary becomes "0016"
TZOUT pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading Timer Z primary register.
	Same applies to Prescaler Z register.
Write to timer	When a value is written to Timer Z primary register, it is written to only reload register.
	Same applies to Prescaler Z register. (Note 4)
Select function	Output level latch select function
	The output level of one-shot pulse waveform is selectable.
	INT0 pin one-shot trigger control function and polarity select function
	The trigger input from the INT0 pin can be set to valid or invalid. Also, the valid trigger's
	polarity is selectable: rising edge, falling edge, or rising and falling both edges.
	Waveform extend function
	Waiting time and one-shot pulse waveform can each be extended 0.5 cycles of the count source (Note 5)
	Waiting time when waveform extended: fi x (n+1) x (2x(m+1)+TZPUM0)/2
	One-shot pulse output time when waveform extended: fi x (n+1) x (2x(l+1)+TZPUM1)/2
	n: set value of Prescaler Z, m: set value of Timer Z primary, I: set value of Timer Z secondary
	TZPUM0: Timer Z primary waveform extension control bit, TZPUM1: Timer Z secondary waveform extension control bit
Note 1: Count start flag must	have been set to "1"

Table 1 14 13	Specifications of	programmable wait	one-shot	nenerating mode
Table 1.14.13.	opecifications of	programmable wait	one-shot y	generating mode

Note 2: Count start flag must have been set to "1", INTO input enable bit [INTOEN] to "1", and INTO one-shot trigger control bit to "1"

Note 3: When the count is stopped by writing 0 to the count start flag or Timer Z one-shot start bit, the Timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, interrupts must be disabled before the count is stopped. Furthermore, set the Timer Z interrupt request bit to "0" before starting counting again. Note 4: Each set value becomes effective by writing to the Timer Z primary register. And the set values are reflected

collectively beginning with the next one-shot pulse after writing to the Timer Z primary.

Note 5: When using the waveform extend function, the Prescaler Z register must be set to "0016".

When selecting Timer Y underflow and f1 for the count source, the waveform extend function cannot be used.





b7 b6 b5 b4 b3 b2 b1 b0	Symbol TYZMR	Addres 00801			
	Bit symbol	Bit name	Function	R	w
	TYMOD0	Timer Y-related bit		0	
	Nothing is When write	assigned. e, set "0". When read,	the content is "0".		-
	TYWC	Timer Y-related bits		0	b
	TYS			0	b
· · · · · · · · · · · · · · · · · · ·	TZMOD0	Timer Z operation mode bit	1 1 : Programmable wait one-shot generation mode (Note 1)	0	b
	TZMOD1			0	2
	TZWC		rammable wait one-shot generation mode	0	b
	TZS	Timer Z count start flag	0 : Stops counting (Note 2) 1 : Starts counting	0	5
Timer Y, Z waveform	befor output con	trol register	'0", the timer reloads the content of the reload reg e count value before you stop the timer.		
Timer Y, Z waveform	befor output con Symbol PUM	ntrol register Addres 008416	e count value before you stop the timer. s When reset 0016		
	befor output con Symbol	itrol register Addres	e count value before you stop the timer. s When reset		
	befor output con Symbol PUM Bit symbol	ntrol register Addres 008410 Bit name	e count value before you stop the timer. s When reset 0016		F C
	befor output con Symbol PUM Bit symbol TYPUM0	ntrol register Addres 008410 Bit name	e count value before you stop the timer. S When reset 0016 Function		C
	befor output con Symbol PUM Bit symbol TYPUM0 TYPUM1	Addres 008416 Bit name Timer Y-related bits Timer Z primary waveform extension	S When reset O016 Function O : No waveform extension 1 : Waveform extension (Note 1) O : No waveform extension		
	befor output con Symbol PUM Bit symbol TYPUM0 TYPUM1 TZPUM0	Addres 008416 Bit name Timer Y-related bits Timer Z primary waveform extension control bit Timer Z secondary waveform extension	Count value before you stop the timer. When reset 0016 Function 0 : No waveform extension 1 : Waveform extension (Note 1) 0 : No waveform extension		С
	befor output con Symbol PUM Bit symbol TYPUM0 TYPUM1 TZPUM0 TZPUM1	Addres 008416 Bit name Timer Y-related bits Timer Z primary waveform extension control bit Timer Z secondary waveform extension control bit	Count value before you stop the timer. When reset 0016 Function 0 : No waveform extension 1 : Waveform extension (Note 1) 0 : No waveform extension		
	befor output con Symbol PUM Bit symbol TYPUM0 TYPUM1 TZPUM0 TZPUM1 TZPUM1	Addres 008416 Bit name Timer Y-related bits Timer Z primary waveform extension control bit Timer Z secondary waveform extension control bit Timer Y-related bit Timer Y-related bit Timer Z output level latch	S When reset 0016 U : No waveform extension 1 : Waveform extension (Note 1) U : No waveform extension 1 : Waveform extension (Note 1) U : No waveform extension 1 : W	ed.	
	befor output con Symbol PUM Bit symbol TYPUM0 TYPUM1 TZPUM0 TZPUM1 TZPUM1 TZPUM1 TZPUM1	Addres 008416 Bit name Timer Y-related bits Timer Z primary waveform extension control bit Timer Z secondary waveform extension control bit Timer Y-related bit Timer Y-related bit Timer Z output level latch	0 : No waveform extension 1 : Waveform extension 1 : Waveform extension 1 : Waveform extension 0 : No waveform extension 1 : Waveform extension 0 : No waveform extension 1 : Waveform extension 0 : Outputs "H" level one-shot pulse. "L" is outputted when the timer is stoppe 1 : Outputs "L" level one-shot pulse "H" is outputted when the timer is stoppe 0 : INTO pin one-shot trigger invalid 1 : INTO pin one-shot trigger valid (Note i 0 : Edge trigger at falling edge 1 : Edge trigger at falling edge	ed.	

Figure 1.14.29. Timer Y, Z mode register and Timer Y, Z waveform output control register in programmable wait one-shot generation mode








Figure 1.14.30. Operation example in programmable wait one-shot generation mode





Timer C

Timer C is a 16-bit free-running timer. Figure 1.14.31 shows the block diagram of Timer C. The Timer C uses an edge input to TCIN pin or the output of 512 fRING divisions as trigger to latch the timer count value and generates an interrupt request. The TCIN input has a digital filter and this prevents an error caused by noise or so on from occurring. Table 1.14.14 shows Timer C specifications. Figure 1.14.32 shows Timer C-related registers. Figure 1.14.33 shows an operation example of Timer C and timer measurement register.




Figure 1.14.31. Block diagram of Timer C

Tentative Specifications REV.E1

Specifications in this manual are tentative and subject to change.


Table 1.14.14. S	Specifications	of Timer (С
	peemeanona		-

Item	Specification		
Count source	f1, f8, f32		
Count operation	Up count		
	 Transfer counter value to time measurement register at active edge of 		
	measurement pulse		
	 Do not reset counter value even if active edge is detected 		
Count start condition	Time measurement control bit is set (=1)		
Counter stop condition	Time measurement control bit is reset (=0)		
Interrupt request generation timing	g • When active edge of measurement pulse is input [TCIN interrupt]		
	 When the time underflows [Timer C interrupt] 		
TCIN pin function	Measurement pulse input		
Count value reset timing	When time measurement control bit is reset (=0)		
Read from timer (Note)	Count value can be read out by reading Timer C. (Note)		
	Count value at measurement pulse active edge input can be read out by reading time		
	measurement register.		
Write to timer	Cannot write to Timer C and time measurement register		
Select function	Measurement pulse active edge: selectable (rising edge/falling edge/both edges)		
	 Measurement pulse: selectable (input from TCIN pin/512 divisions of fRING) 		
	Digital filter sampling frequency: selectable (f1/f8/f32)		

Note: The Timer C and the timer measurement register must be read in word-size.







three times in succession.








Figure 1.14.33. Operation example of Timer C and time measurement register





Serial I/O


Serial I/O

Serial I/O is configured as two channels: UART0 and UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 1.15.1 shows the block diagram of UARTi (i=0,1). Figure 1.15.2 shows the block diagram of the transmit/receive unit.

UART0 has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/ O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 00A016 and 00A816) determine whether UART0 is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0 and UART1 have almost the same functions.

Figures 1.15.3 through 1.15.5 show the registers related to UARTi.









Serial I/O




Figure 1.15.2. Block diagram of transmit/receive unit





<u>Serial I/O</u>

UARTi transmit buffer register Symbol Address When reset (b15) (b8 **ÚOTB** 00A316, 00A216 Indeterminate U1TB 00AB16, 00AA16 Indeterminate RW хo Transmit data (Note) Nothing is assigned. In an attempt to write to these bits, write "0". The value, if read, turns out to be indeterminate. Note: When transfer data length is 9-bit long, write high-byte first then low-byte with bytesize. UARTi receive buffer register (b8) (b15) Symbol Address When reset b0 h7 b0 UORB 00A716, 00A616 Indeterminate 00AF16, 00AE16 U1RB Indeterminate Function (During clock Bit Function RW Bit name synchronous serial I/O symbol (During UART mode) mode) 0 X Receive data Receive data Nothing is assigned. In an attempt to write to these bits, write "0". The value, if read, turns out to be indeterminate. OER Overrun error flag 0 : No overrun error 0 : No overrun error oix (Note) 1 : Overrun error found 1 : Overrun error found FER Framing error flag Invalid 0 : No framing error oix (Note) 1 : Framing error found PER Parity error flag Invalid 0 : No parity error ox (Note) 1 : Parity error found SUM Error sum flag Invalid 0 : No error ox 1 : Error found (Note) Note: Bits 15 through 12 are set to "0" when the serial I/O mode select bits (bit 2 to 0 at addresses 00A016 and 00A816) are set to "0002" or receive enable bit to "0". (Bit 15 is set to "0" when bits 14 to 12 all are set to "0".) Bits 14 and 13 are also set to "0" when the lower byte of the UARTi receive buffer register (addresses 00A616, and 00AE16) is read out or when this register is read out in word-size. When reading data from the UARTi receive buffer, data should be read high-byte first then low-byte using bytesize UARTi bit rate generator Symbol Address When reset UOBRG 00A116 Indeterminate U1BRG 00A916 Indeterminate Values that can be set RW Assuming that set value = n, BRGi divides the хo 0016 to FF16 count source by n + 1








Serial I/O

UARTi transmit		S	Symbol Addre: MR(i=0,1) 00A016, 0				
		Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R	w
		SMD0	Serial I/O mode select bit	Must be fixed to 001	^{b2 b1 b0} 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	0	0
		SMD1 SMD2		0 1 0 : Inhibited 0 1 1 : Inhibited 1 1 1 : Inhibited	1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Inhibited	0	0
		CKDIR	Internal/external clock		0 1 1 : Inhibited 1 1 1 : Inhibited	0	0
			select bit	0 : Internal clock 1 : External clock (Note)	1 : External clock	0	0
· · · · · · · · · · · · · · · · · · ·		STPS	Stop bit length select bit	Invalid	0 : One stop bit 1 : Two stop bits	0	0
		PRY	Odd/even parity select bit	Invalid	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	0	0
l	[PRYE	Parity enable bit	Invalid	0 : Parity disabled 1 : Parity enabled	0	0
l		Reserve	d bit	Must always be set to "0"		0	0
UARTi transmi	2 b1 b0		-	ss When reset			
	2 b1 b0	e Uid Bit	-	AC16 0816 Function (Note) (During clock synchronous	Function (During UART mode)	R	
b7 b6 b5 b4 b3 b2	2 b1 b0	Bit symbol CLK0	Symbol Addres CO(i=0,1) 00A416, 00	DAC16 0816 Function (Note)	Function (During UART mode) 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	0	0
b7 b6 b5 b4 b3 b2	2 b1 b0	Bit symbol	Symbol Addre: C0(i=0,1) 00A416, 00 Bit name BRG count source	AC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : f8 is selected	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected	0	
b7 b6 b5 b4 b3 b2	2 b1 b0	Bit symbol CLK0	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit	AC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1 b0 0 0 : f1 is selected 0 1 : fa is selected 1 0 : f32 is selected	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	0	0
b7 b6 b5 b4 b3 b2	2 b1 b0	Bit symbol CLK0 CLK1	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit	AC16 0816 Function (Note) (During clock synchronous serial I/O mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f6 is selected 1 0 : f32 is selected 1 1 : fc is selected	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected	0	
b7 b6 b5 b4 b3 b2	2 b1 b0	Bit symbol CLK0 CLK1 Reserv TXEPT	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit //ed bit Transmit register empty flag	AC16 0816 Function (Note) (During clock synchronous serial I/O mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : f3 is selected 1 0 : f32 is selected 1 1 : fc is selected Must set to "0". 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission)	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : fs is selected 1 0 : f32 is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)	0	
b7 b6 b5 b4 b3 b2	2 b1 b0	Bit symbol CLK0 CLK1 Reserv TXEPT	Symbol Addres C0(i=0,1) 00A416, 00 Bit name BRG count source select bit //ed bit Transmit register empty flag	DAC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1b0 0 0 : f1 is selected 1 1 : f6 is selected 1 1 : fc is selected Must set to "0". 0 : Data present in transmit register (during transmission) 1 No data present in transmit register (transmission completed)	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : fs is selected 1 0 : f32 is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)		
b7 b6 b5 b4 b3 b2	2 b1 b0	Bit symbol CLK0 CLK1 Reserv TXEPT Nothing In an a	Symbol Addres CO(i=0,1) 00A416, 00 Bit name BRG count source select bit ////////////////////////////////////	DAC16 0816 Function (Note) (During clock synchronous serial I/O mode) b1 b0 00: f1 is selected 01: f3: selected 10: f3: selected 11: fc is selected 11: fc is selected Must set to "0". 0: Data present in transmit register (during transmission) 1: No data present in transmit register (transmission completed)	(During UART mode) ^{b1 b0} 0 0 : f1 is selected 0 1 : fs is selected 1 0 : f32 is selected 1 1 : fc is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) ns out to be "0". 0: TXDi pin is CMOS output 1: TXDi pin is N-channel		







Serial I/O




Figure 1.15.5. Serial I/O-related registers (3)





(1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. (See Table 1.15.1.) Figure 1.15.6 shows the UARTi transmit/receive mode register.

Table 1.15.1. Specifications of clock synchronous serial I/O mode

	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	• When internal clock is selected (bit 3 at address 00A016,00A816 = "0") : fi/ $2(n+1)$ (Note 1)		
	fi = f1, f8, f32, fC		
	• When external clock is selected (bit 3 at address 00A016,00A816 = "1") : Input from CLKi pin		
Transmission start	• To start transmission, the following requirements must be met:		
condition	– Transmit enable bit (bit 0 at address 00A516,00AD16) = "1"		
	– Transmit buffer empty flag (bit 1 at addresses 00A516,00AD16) = "0"		
	• Furthermore, if external clock is selected, the following requirements must also be met:		
	- CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "0": CLKi input level = "H"		
	- CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "1": CLKi input level = "L"		
Reception start	 To start reception, the following requirements must be met: 		
conditio	– Receive enable bit (bit 2 at address 00A516,00AD16) = "1"		
	– Transmit enable bit (bit 0 at address 00A516,00AD16) = "1"		
	– Transmit buffer empty flag (bit 1 at address 00A516,00AD16) = "0"		
	• Furthermore, if external clock is selected, the following requirements must also be met:		
	- CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "0": CLKi input level = "H"		
	- CLKi polarity select bit (bit 6 at address 00A416,00AC16) = "1": CLKi input level = "L"		
Interrupt request	When transmitting		
generation timing	- Transmit interrupt cause select bit (bit 0 and bit 1 at address 00B016) = "0": Inter-		
	rupts requested when data transfer from UARTi transfer buffer register to UARTi		
	transmit register is completed		
	- Transmit interrupt cause select bit (bit 0 and bit 1 at address 00B016) = "1": Inter-		
	rupts requested when data transmission from UARTi transfer register is completed		
	When receiving		
	- Interrupts requested when data transfer from UARTi receive register to UARTi re-		
	ceive buffer register is completed		
Error detection	Overrun error (Note 2)		
	This error occurs when the next data is ready before contents of UARTi receive		
	buffer register are read out		
Select function	CLK polarity selection		
	Whether transmit data is output/input at the rising edge or falling edge of the transfer		
	clock can be selected		
	LSB first/MSB first selection		
	Whether transmission/reception begins with bit 0 or bit 7 can be selected		
	Continuous receive mode selection		
	Reception is enabled simultaneously by a read from the receive buffer register		
	 Transfer clock output from multiple pins selection 		
	UART1 transfer clock can be chosen by software to be output from one of the two pins set		
	RxD1 input pin selection		
	UART1 RxD1 can be chosen by software to be input to one of the two pins set		

Note 1: "n" denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.








Figure 1.15.6. UARTi transmit/receive mode register in clock synchronous serial I/O mode

Table 1.15.2 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins is <u>not selected</u>. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain is selected, this pin is in floating state.)


Function	Pin name	Method of selection	Remarks
Serial data output	TxD0 (P14)		Port P14 cannot be used as an I/O port even when performing only serial data input but not serial data output)
	TxD1 (P37)	RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P37 cannot be used as an I/O port even when performing only serial data input but not serial data output)
Serial data input	RxD0 (P15)	Port P15 direction register (bit 5 at address 00E116)= "0"	Port P15 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P35)	Port P35 direction register (bit 5 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P35 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P37)	Port P37 direction register (bit 7 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "0"	When setting Port P37 as RxD1, serial data output cannot be performed. Port P35 can be used as an I/O port.
Transfer clock output	CLKi (P16, P36)	Internal/external clock select bit (bit 3 at addresses 00A016 and 00A816) = "0"	
Transfer clock input	CLKi (P16, P36)	Internal/external clock select bit (bit 3 at address 00A016 and 00A816) = "1" Ports P16 and P36 direction register (bit 6 at address 00E316 and 00E716) = "0"	

Table 1.15.2. Input/output pin functions in clock synchronous serial I/O mode

(When transfer clock output from multiple pins is not selected)











(a) Polarity select function

As shown in Figure 1.15.8, the CLK polarity select bit (bit 6 at addresses 00A416 and 00AC16) allows selection of the polarity of the transfer clock.




Figure 1.15.8. Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 1.15.9, when the transfer format select bit (bit 7 at addresses 00A416 and 00AC16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".

• When	transfer format select bit = "0"
CLKi	
TXDi	<u>D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7</u> → LSB first
RxDi	$ \begin{array}{c} \hline \\ \hline $
• When	transfer format select bit = "1"
CLKi	
TXDi	D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 → MSB first
RXDi	
	Note: This applies when the CLK polarity select bit = "0".



development Clock synchronous serial I/O mode

Under

(c) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 00B016). (See Figure 1.15.10.) The multiple pins function is valid only when the internal clock is selected for UART1.




Figure 1.15.10. The transfer clock output from the multiple pins function usage

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 00B016) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(e) RxD1 input pin selection function (UART1)

This function allows the setting two RxD1 input pins and choosing one of the two to input serial data by using the RxD1 input pin select bit (bits 6 at address 00B016).

When selecting "1" (P35) for RxD1 input pin select bit, P37 functions as TxD1 output pin. When selecting "0" (P37), serial data output cannot be performed. However, P35 can be used as an input/output port.



Clock asynchronous serial I/O (UART) mode

(2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. (See Table 1.15.3.) Figure 1.15.11 shows the UARTi transmit/receive mode register.

Item	Specification		
Transfer data format	Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected		
	Start bit: 1 bit		
	Parity bit: Odd, even, or nothing as selected		
	Stop bit: 1 bit or 2 bits as selected		
Transfer clock	• When internal clock is selected (bit 3 at addresses 00A016, 00A816 = "0") :		
	fi/16(n+1) (Note 1) fi = f1, f8, f32, fC		
	• When external clock is selected (bit 3 at addresses 00A016="1") :		
	fEXT/16(n+1) (Note 1) (Note 2)		
Transmission start	To start transmission, the following requirements must be met:		
condition	- Transmit enable bit (bit 0 at addresses 00A516, 00AD16) = "1"		
	- Transmit buffer empty flag (bit 1 at addresses 00A516, 00AD16) = "0"		
Reception start condi-	To start reception, the following requirements must be met:		
tion	- Receive enable bit (bit 2 at addresses 00A516, 00AD16) = "1"		
	- Start bit detection		
Interrupt request gen-	When transmitting		
eration timing	- Transmit interrupt cause select bits (bits 0,1 at address 00B016) = "0":		
	Interrupts requested when data transfer from UARTi transfer buffer register		
	to UARTi transmit register is completed		
	- Transmit interrupt cause select bits (bits 0, 1 at address 00B016) = "1":		
	Interrupts requested when data transmission from UARTi transfer register is		
	completed		
	When receiving		
	- Interrupts requested when data transfer from UARTi receive register to		
	UARTi receive buffer register is completed		
Error detection	Overrun error (Note 3)		
	This error occurs when the next data is ready before contents of UARTi		
	receive buffer register are read out		
	Framing error		
	This error occurs when the number of stop bits set is not detected		
	Parity error		
	This error occurs when if parity is enabled, the number of 1's in parity and		
	character bits does not match the number of 1's set		
	Error sum flag		
	This flag is set (= 1) when any of the overrun, framing, and parity errors is		
	encountered		
Select function	RxD1 input pin selection		
	UART1 RxD1 can be chosen by software to be input to one of the two pins set		

Note 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

Note 2: fEXT is input from the CLKi pin.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit does not change.





Clock asynchronous serial I/O (UART) mode






Table 1.15.4 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)


Function	Pin name	Method of selection	Remarks
Serial data output	TxD0 (P14)		Port P14 cannot be used as an I/O port even when performing only serial data input but not serial data output)
	TxD1 (P37)	RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P37 cannot be used as an I/O port even when performing only serial data input but not serial data output)
Serial data input	RxD0 (P15)	Port P15 direction register (bit 5 at address 00E116)= "0"	Port P15 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P35)	Port P35 direction register (bit 5 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "1"	Port P35 can be used as an I/O port when performing only serial data output but not serial data input)
	RxD1 (P37)	Port P37 direction register (bit 7 at address 00E716)= "0" RxD1 input pin select bit (bit 6 at address 00B016)= "0"	When setting Port P37 as RxD1, serial data output cannot be performed. Port P35 can be used as an I/O port.
Transfer clock input	CLKi (P16, P36)	Internal/external clock select bit (bit 3 at address 00A016 and 00A816) = "1" Ports P16 and P36 direction register (bit 6 at address 00E316 and 00E716) = "0"	Ports P16 and P36 can be used as an I/O port when not performing transfer clock input. In this case, set the internal/external clock select bit to "0".

Table 1.15.4. Input/output pin functions in UART mode





Clock asynchronous serial I/O (UART) mode







Clock asynchronous serial I/O (UART) mode




Figure 1.15.13. Typical receive timing in UART mode

(a) RxD1 input pin selection function (UART1)

This function allows the setting two RxD1 input pins and choosing one of the two to input serial data by using the RxD1 input pin select bit (bits 6 at address 00B016).

When selecting "1" (P35) for RxD1 input pin select bit, P37 functions as TxD1 output pin. When selecting "0" (P37), serial data output cannot be performed. However, P35 can be used as an input/output port.





development A-D Converter

A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P00 to P07, P10 to P13, P40 and P41 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 00D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after connecting to VREF.

The result of A-D conversion is stored in the A-D registers. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

Table 1.16.1 shows the performance of the A-D converter. Figure 1.16.1 shows the block diagram of the A-D converter, and Figures 1.16.2 and 1.16.3 show the A-D converter-related registers.

Item	Performance		
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage (Note 1)	0V to VCC		
Operating clock ϕ AD (Note 2)	VCC = 5V	fAD, divide-by-2 of fAD, divide-by-4 of fAD, fAD=f(XIN)	
	VCC = 3V	divide-by-2 of fAD, divide-by-4 of fAD, fAD=f(XIN)	
Resolution	8-bit or 10-bit (selectable)		
Absolute precision	VCC = 5V	Without sample and hold function	
		±3LSB	
		 With sample and hold function (8-bit resolution) 	
		±2LSB	
		 With sample and hold function (10-bit resolution) 	
		ANo to AN11 input : ±3LSB	
		ANEX0 and ANEX1 input (including mode in which external	
		operation amp is connected) : $\pm 7LSB$	
	VCC = 3V	 Without sample and hold function (8-bit resolution) 	
		±2LSB	
Operating modes	One-shot mode and repeat mode (Note 3)		
Analog input pins	12 pins (ANo to AN11) + 2 pins (ANEXo to ANEX1)		
A-D conversion start condition • Software trigger		rigger	
	A-D conve	ersion starts when the A-D conversion start flag changes to "1"	
Conversion speed per pin	Without sample and hold function		
	8-bit resol	ution: 49	
	• With sam	ole and hold function	
	8-bit resolution: 28 \u00e9AD cycles, 10-bit resolution: 33 \u00e9AD cycles		

Table 1.16.1. Performance of A-D converter

Note 1: Does not depend on use of sample and hold function.

Note 2: Divide fAD if (XIN) exceeds 10MHz, and make ϕ AD equal to or lower than 10MHz. Also if Vcc is less than 4.2V or an external RC circuit is used for the main clock, divide fAD and make \$\phiAD\$ equal to or lower than fAD/2.

Without sample and hold function, set the ϕ AD frequency to 250kHz min.

With the sample and hold function, set the ϕ AD frequency to 1MHz min.

Note 3: In repeat mode, only 8-bit mode can be used.



development A-D Converter

Under




Figure 1.16.1. Block diagram of A-D converter



development A-D Converter

Under





Figure 1.16.2. A-D converter-related registers (1)





development A-D Converter

Under





Figure 1.16.3. A-D converter-related registers (2)





(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. (See Table 1.16.2.) Figure 1.16.4 shows the A-D control register in one-shot mode.

Table 1.16.2. One-shot mode specifications

Item	Specification	
Function	The pin selected by the analog input pin select bit is used for one A-D conversion	
Start condition	Writing "1" to A-D conversion start flag	
Stop condition	• End of A-D conversion (A-D conversion start flag changes to "0")	
	Writing "0" to A-D conversion start flag	
Interrupt request generation timing	End of A-D conversion	
Input pin	One of AN ₀ to AN ₁₁ , as selected	
Reading of result of A-D converter	Read A-D register	

b6 b5 b4 b3 b2 b1 b0 0 0 0	Symbol ADCON		When reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	b2 b1 b0 0 0 0 : ANo is selected 0 0 1 : AN1 is selected	00
· · · · · · · · · · · · · · · · · · ·	CH1		0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4, AN8 is selected	00
	CH2		1 0 1 : AN5, AN9 is selected 1 1 0 : AN6, AN10 is selected 1 1 1 : AN7, AN11 is selected (Note 2, 3)	00
	MD0	A-D operation mode select bit 0	0 : One-shot mode (Note 2)	00
	ADGSEL0	A-D input group select bit	0 : Port P0 group is selected 1 : Port P1 group is selected	00
	Set this bit t	o "0".	·	00
ł	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	00
	CKS0	Frequency select bit 0	0 : faD/4 is selected 1 : faD/2 is selected	00
	indeter Note 2: When	rminate. changing A-D operation mod	en during A-D conversion, the conversion rea le, set analog input pin again. elected by the A-D input group select bit.	sult is

b7 b6 b5 b4 b3 b2 b1 b0 1 0 0 0	Symbo ADCO		When reset 0016	
	Bit symbol	Bit name	Function	RW
	Set this bit t	to "0". When read, their va	alues are "0".	oc
	BITS	8/10-bit mode select bit	0 : 8-bit mode 1 : 10-bit mode	oc
	CKS1	Frequency select bit 1 (Note 2)	0 : fAD/2 or fAD/4 is selected 1 : fAD is selected	oc
	VCUT	Vref connect bit	1 : Vref connected	00
L	OPA0	External op-amp connection mode bit	b7 b6 0 0 : ANEXo and ANEX1 are not used	oc
	OPA1		0 1 : ANEX0 input is A-D converted 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode	00
	indete	erminate.	written during A-D conversion, the conversion the or of frequency must be under 10 MHz by div	

Figure 1.16.4. A-D conversion register in one-shot mode



(2) Repeat mode

Under

A-D Converter

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. (See Table 1.16.3.) Figure 1.16.5 shows the A-D control register in repeat mode.

Table 1.16.3. Repeat mode specifications

Item	Specification	
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion	
Start condition	Writing "1" to A-D conversion start flag	
Stop condition	Writing "0" to A-D conversion start flag	
Interrupt request generation timing	None generated	
Input pin	One of AN ₀ to AN ₁₁ , as selected (Note)	
Reading of result of A-D converter	Read A-D register (at any time)	

Note : AN4 to AN7 can be used in the same way as for AN8 to AN11.




Figure 1.16.5. A-D conversion register in repeat mode



• Sample and hold

A-D Converter

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 00D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 ØAD cycle is achieved with 8-bit resolution and 33 ØAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.

• Extended analog input pins


In one-shot mode and repeat mode, the input via the extended analog input pins ANEX₀ and ANEX₁ can also be converted from analog to digital.

When bit 6 of the A-D control register 1 (address 00D716) is "1" and bit 7 is "0", input via ANEX0 is converted from analog to digital.

When bit 6 of the A-D control register 1 (address 00D716) is "0" and bit 7 is "1", input via ANEX1 is converted from analog to digital.

• External operation amp connection mode

In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion. When bit 6 of the A-D control register 1 (address 00D716) is "1" and bit 7 is "1", input via AN0 to AN11 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the A-D register. The speed of A-D conversion depends on the response of the external operation amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.16.6 is an example of how to connect the pins in external operation amp mode.







development **D-A Converter**

Under

D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains one independent D-A converter of this type. D-A conversion is performed when a value is written to the corresponding D-A register. Bit 0 (D-A output enable bit) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed. When D-A output is set for enabled, the corresponding port is inhibited to be pulled up.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.

V = VREF X n/ 256 (n = 0 to 255)

VREF: reference voltage

Table 1.17.1 lists the performance of the D-A converter. Figure 1.17.1 shows the block diagram of the D-A converter, Figure 1.17.2 shows the D-A control register and Figure 1.17.3 shows D-A converter equivalent circuit.

Item	Performance	
Conversion method	R-2R method	
Resolution	8 bits	
Analog output pin	1 channel	




Figure 1.17.1. Block diagram of D-A converter



D-A Converter

Under




Figure 1.17.2. D-A control register




Figure 1.17.3. D-A converter equivalent circuit



Programmable I/O Port

Under

Programmable I/O Ports

There are 34 programmable I/O ports: P0 to P4 (when M30102). Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary. The port P1 can be used as LED drive port if the drive capacity is set to "HIGH".

Figures 1.18.1 to 1.18.4 show the programmable I/O ports.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

(1) Direction registers

Figure 1.18.5 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

(2) Port registers

Figure 1.18.6 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 1.18.7 shows the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.


(4) Port P1 drive capacity control register

Figure 1.18.7 shows a structure of the port P1 drive capacity control register.


This register is used to control the drive capacity of the port P1's N-channel output transistor. Each bit in this register corresponds one for one to the port pins.




Under Tentative Specifications REV.E1 Specifications in this manual are tentative and subject to change. Programmable I/O Port








Programmable I/O Port





Under Specifications in thi development Specifications in thi Programmable I/O Port


Under






development Programmable I/O Port

Under











Figure 1.18.5. Direction register

Port Pi register (Note)	Symb Pi (i = 0 to	4) 00E016, 00E	dress E116, 00E416, 6, 00E816	When reset Indetermina Indetermina	te
	Bit symbol	Bit name	Function		R
	Pi_0	Port Pio register	Data is input and output	to and from	0
	Pi_1	Port Pi1 register	Data is input and output each pin by reading and		0
	Pi_2	Port Pi2 register	and from each corresponding bit	00	
	Pi_3	Port Pi3 register	0 : "L" level data 1 : "H" level data		0
	Pi_4	Port Pi4 register			0
	Pi_5	Port Pi5 register			0
	Pi_6	Port Pi6 register			0
·	Pi_7	Port Pi7 register	1		0
	When w	is assigned in bit 2 to bit 7 c rrite, set "0". ead, their contents are "0".	of port P2 register.		

Figure 1.18.6. Port register





Programmable I/O Port




Figure 1.18.7. Pull-up control register



Example connection of unused pins

Table 1.18.1. Example connection of unused pins

Pin name	Connection
Ports P0 to P4	After setting for input mode, connect every pin to Vss (pull-down) via a resistor; or after setting for output mode, leave these (bitosteop) en.
XOUT (Note 2)	Open
VREF	Connect to Vss
XIN (Note 3)	Connect to Vcc (pull-up) via a resistor

Note 1: Connect unused pins as described above. If connected otherwise, power supply current may increase due to flow-through current on Schmitt circuit in the port.

Note 2: With external clock input to XIN pin, or the main clock oscillation circuit isn't used.

Note 3: When the main clock oscillation circuit isn't used, connect XIN pin to VCC (pull-up), leave XOUT pin open.or set main clock stop bit (bit 5 at address 000616) to "1"(STOP).



Mitsubishi microcomputers M30100/M30102 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

development Usage precaution

under

Precautionary Notes in Using the Device

Serial I/O

(1) When reading data from the UARTi receive buffer in the clock asynchronous serial I/O mode, data should be read high-byte first then low-byte using byte-size. If data is read as low-byte then high-byte or in word-size, the framing error and parity error flags are cleared.

A code example is shown below.

MOV.B	00A7H. R0H	; Read the high-byte of UART0 receive buffer register
MOV.B	00A6H. R0L	; Read the low-byte of UART0 receive buffer register

(2) When writing data to the UARTi transmit buffer register in the clock asynchronous serial I/O mode with 9-bit transfer data length, data should be written high-byte first then low-byte using byte-size.

A code example is shown below.

MOV.B	#XXH, 00A3H	; Write the high-byte of UART0 transmit buffer register
MOV.B	#XXH, 00A2H	; Write the low-byte of UART0 transmit buffer register

A-D Converter

(1) Only write to each bit (except bit 6) of the AD Control Register 0, or each bit of the AD Control Register 1, or bit 0 of the AD Control Register 2 when AD conversion is stopped (before a trigger occurs).

When the Vref Connection Bit is changed from "0" to "1", wait 1 µs or longer before starting AD conversion.

- (2) When changing AD operation mode, select an analog pin again.
- (3) One Shot Mode

Read the AD register only after confirming AD conversion is completed, which can be determined by using the AD conversion interrupt.

(4) Repeat Mode

Use the undivided main clock as the internal CPU clock when using this mode. The main clock can be divided by an internal divider circuit but make sure that you use main clock when using this mode.

(5) If A-D conversion is forcibly terminated while in progress by setting the ADST bit of ADCON0 register to 0 (A-D conversion halted), the conversion result of the A-D converter is indeterminate. If the ADST bit is cleared to 0 in a program, ignore the value of AD register.

Stop and Wait Mode

(1) You must put at least four NOPs after a stop (All-Clock Stop Bit to "1") or a wait instruction. When switching to a stop or wait mode, 4 instructions are prefetched after the stop or wait instruction. And so, ensure that at least four NOPs follow the stop or wait instruction.



Mitsubishi microcomputers M30100/M30102 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

development Usage precaution

Under

Stop Mode

(1) After returning from stop mode, an unexpected operation may occur (for example, undefined instruction interrupt, BRK instruction interrupt, etc.).

Execute a JMP.B instruction after an instruction to write data to the all clock stop control bit. A program example is described as follows:

MOV.B:S #21H, CM1 ; writing to the all clock stop control bit to "1"(stop mode) JMP.B L1

L1:

NOP NOP NOP

NOP

Interrupts

- (1) Reading Address 0 by Firmware
 - · Please do not read address 0 by firmware. In the CPU's interrupt processing sequence, when a maskable interrupt occurs, the interrupt information (interrupt no. and interrupt request level) are read from address 0. This read in turn, clears the interrupt request bit to "0" even pending with higher request level. Reading address 0 by firmware may cause interrupt cancellation or unexpected interrupts so please do not read address 0 by firmware.
- (2) Stack Pointer

 Set the value of the stack pointer before accepting interrupts. Immediately after a reset, the value of the stack pointer is 000016. Accepting an interrupt before setting a value of the stack pointer may produce unpredictable results (runaway program, etc.) Make sure that you set the value of the stack pointer before accepting interrupts.

(3) External interrupts

 Clear the interrupt request bit to "0" when the INT0 - INT3 polarity is changed. The reason being is that an interrupt request may be generated when the polarity is changed.

- (4) Rewriting the Interrupt Control Register
 - When rewriting the Interrupt Control Register, do it at a point where it does not generate an interrupt request for that register. If there is a possibility that an interrupt may occur, disable the interrupt before rewriting. Examples are shown below.

H1:	
I	; Disable interrupts.
#00h, 0055h	; Clear T1IC int. priority level and int. request bit.
	•
I	; Enable interrupts.
	l1: I #00h, 0055h I



Usage precaution

under

Example 2: INT_SWITCI	H2:	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear T1IC int. priority level and int. request bit.
MOV.W	MEM, R0	; Dummy read.
FSET	I	; Enable interrupts.
Example 3:		
INT_SWITCI	H3:	
PUSHC	FLG	; Push Flag register onto stack
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Clear T1IC int. priority level and int. request bit.
POPC	FLG	; Enable interrupts.

Note: The reason why two NOP instructions or dummy read were inserted before the FSET I for ex. 1 & 2 is to prevent interrupt enable flag from being set, due to the effects of instruction queue, before the rewritten value of the interrupt control register takes effect.

 When an instruction to rewrite the interrupt control register is executed while the interrupt is disabled, depending on the instruction used for rewriting, there are times the interrupt request bit is not set even if an interrupt request for that register has been generated. If this creates a problem, please use any of the instructions below to rewrite the register.

Instructions : AND, OR, BCLR, BSET

 Changing the interrupt request bit When attempting to clear the interrupt request bit of an interrupt control register, the interrupt request bit is not cleared sometimes. This will depend on the instruction. If this creates problems, use the below instructions to change the register. Instructions : MOV

Noise

- (1) Bypass Capacitor between VCC and VSS Pins
 - Insert a bypass capacitor (at least 0.1 μF) between Vcc and Vss pins as noise and latch-up countermeasures. In addition, make sure that connecting lines are the shortest and widest possible.
- (2) Port Control Registers Data Read Error
 - During severe noise testing, mainly power supply system noise, and introduction of external noise, the data of port related registers may changed. As a firmware countermeasure, it is recommended to periodically re-set the port registers, port direction registers and pull-up control registers. However, you should fully examine before introducing the re-set routine as conflicts may be created between this reset routine and interrupt routines (i. e. ports are switched during interrupts).
- (3) CNVss pin wiring
 - In order to improve the pin tolerance to noise, insert a pull down resistance (about 5 kΩ) between CNVss and Vss, and placed as close as possible to the CNVss pin.



development Usage precaution

Under

Timer 1

(1) Even if the prescaler 1 and Timer 1 are read out simultaneously in word-size, these registers are read byteby-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

Timers X, Y and Z

- (1) These timers stop counting after reset. Therefore, set values to Timer (X, Y, Z) and prescaler (X, Y, Z) before starting counting.
- (2) Even if prescaler (X, Y, Z) and Timer (X, Y, Z) are read out simultaneously in word-size, these registers are read byte-by-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

Timer X

(1) Using in the timer X pulse period measurement mode, the effectaul edge rception flag and the timer X under flow flag are setted to "0" by writing a "0" in a program. Writing a "1" has no effect. Write "1" in the other flag by using the MOV instruction when you make the flag of either one side "0" by program. (The clearance of the flag which isn't intend can be prevnted.)

Example:

MOV.B #10XXXXXB,008Bh

(2) When changing to the timer X pulse period measurement mode from other mode, the contents of the effectaul edge rception flag and the timer X under flow flag are indetermind. Write "0" in the effectaul edge rception flag and the timer X under flow flag before starting the timer.

Timer Y

- (1) When count is stopped by writing "0" to the timer Y count start flag, the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out before the timer stops.
- (2) When count is stopped by writing "0" to the timer Y count start flag, the timer Y interrupt request flag becomes "1" and an interrupt may occur. Thus, disable interrupts before the timer stops. Furthermore, set the Timer Y interrupt request flag to "0" before starting the timer again.

Timer Z

- (1) When count is stopped by writing "0" to the timer Z count start flag, the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out before the timer stops.
- (2) When count is stopped by writing "0" to the timer Z count start flag (all modes) or by writing "0" to the oneshot start bit (programmable one-shot generation mode/programmable wait one-shot generation mode), the timer Z interrupt request flag becomes "1" and an interrupt may occur. Thus, disable interrupts before the timer stops. Furthermore, set the Timer Z interrupt request flag to "0" before starting the timer again.



development Usage precaution

Under

Timer C

(1) When reading out the timer C or timer measurement register, use a word-size instruction. Even if the Timer C is read out in word-size, the timer value is not updated during the period the high-byte and low-byte are being read.

Example:

MOV.W 0091H,R0 ; Read out timer C



Electrical characteristics

Electrical characteristics

Table 1.19.1. Absolute maximum ratings

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply voltage			- 0.3 to 6.5	V
Vı	Input voltage	RESET, VREF, XIN P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47, CNVss		- 0.3 to Vcc + 0.3	V
Vo	Output voltage	P00 to P07, P10 to P17, P20, P21,P30 to P37, P40 to P47,X0UT		- 0.3 to Vcc + 0.3	V
		IVcc		- 0.3 to 3.6V	V
Pd	Power dissipation	n	Ta = 25 °C	300	mW
Topr	Operating ambie	ent temperature		- 20 to 85 (Note 1)	°C
Tstg	Storage tempera	ature		- 40 to 150 (Note 2)	°C

Note 1: Extended operating temperature version: -40 to 85 °C. When flash memory version is program/erase mode: 25±5 °C.

Specify a product of -40 to 85°C to use it.

- Note 2: Extended operating temperature version: -65 to 150 °C.
- Note 3: For M30100 (32-pin version), P20, P21, P34 to P36, P40 to P44, P46 and P47 are not accessed to external pins.



Electrical characteristics

Under

<u> </u>						Standard	ł	11
Symbol		Parameter			Min	Тур.	Max.	Unit
Vcc	Supply voltage				2.7 ^(Note 1)	5.0	5.5	V
Vss	Supply voltage					0		V
Vін	HIGH input voltage	P00 to P07, P1 XIN, RESET, C		P30 to P37, P40 to P47,	0.8Vcc		Vcc	v
VIL	LOW input voltage	P00 to P07, P1 XIN, RESET, C		P30 to P37, P40 to P47,	0		0.2Vcc	V
IOH (peak)	HIGH peak output current	P00 to P07, P1	o to P1 7, P2 0, P2 1, F	P30 to P37, P40 to P47,			- 10.0	mA
IOH (avg)	HIGH average output current	P00 to P07, P1	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47,				- 5.0	mA
IOL (peak)	LOW peak output current	P00 to P07, P2	o, P21, P30 to P37, I	P40 to P47,			10.0	mA
IOL (peak)		P10 to P17		HIGH POWER			20.0	
IOL (peak)				LOW POWER			10.0	mA
IOL (avg)	LOW average output current	P00 to P07, P2	o, P21, P30 to P37, I	P40 to P47,			5.0	mA
OL (avg)	-	P10 to P17		HIGH POWER			10.0	
IOL (avg)				LOW POWER			5.0	mA
f (Xin)	Main clock input			Vcc=4.2V to 5.5V	0		16	MHz
	oscillation freque	ncy (Note 5)		Vcc=2.7V to 4.2V	0		7.33 x Vcc - 14.791	MHz
f (Xcin)	Subclock oscillati	on frequency				32.768	50	kHz

Table 1.19.2. Recommended operating conditions (Note 1)

Note 1: For applications for automobile use, this value is 4.2V.


Note 2: Unless otherwise noted: Vcc = 2.7V to 5.5V, Ta = - 20 to 85°C

Note 3: The average output current is an average value measured over 100ms.

Note 4: Keep output current as follows:

The sum of port P00 to P03, P13 to P17, P20, P34 to P37, P46 to P47 IoL (peak) is under 60 mA. The sum of port P00 to P03, P13 to P17, P20, P34 to P37, P46 to P47 IOH (peak) is under 60 mA. The sum of port P04 to P07, P10 to P12, P21, P30 to P33, P40 to P45 IoL (peak) is under 60 mA. The sum of port P04 to P07, P10 to P12, P21, P30 to P33, P40 to P45 IOH (peak) is under 60 mA.

- Note 5: Relationship between main clock oscillation frequency and supply voltage is shown as below.
- Note 6: For M30100 (32-pin version), P20, P21, P34 to P36, P40 to P44, P46 and P47 are not accessed to external pins.





VCC = 5V

Table 1.19.3. (1) Electrical characteristics

(Unless otherwise noted: Vcc = 5V, Vss = 0V at Ta = 25° C, f(XIN) = 16MHz)

Cumela - I		Paramotor		Manandar	aanditian	S	tandard	b	11
Symbol		Parameter		Measuring	condition	Min.	Тур.	Max.	Unit
Vон	HIGH output voltage	P00 to P07,P10 t P30 to P37,P40 t		Юн = - 5 mA		3.0			V
				Іон = - 200 μА		4.7			v
Vou	HIGH output	X	HIGH POWER	Іон = - 1 mA		3.0			
Vон	voltage	Xout	LOW POWER	Iон = - 0.5 mA		3.0			V
Vон	HIGH output	X	HIGH POWER	No load	Flash memory		3.3		
VOH	voltage	Хсоит		No load	Mask ROM		3.0		v
		(Note)	LOW POWER	No load	Flash memory		3.3		v
				No load	Mask ROM		1.6		
Vol	LOW output voltage	P00 to P07,P20,I P30 to P37,P40 t		Iol = 5 mA				2.0	v
				Ιοι = 200 μΑ				0.45	v
	LOW output		HIGH POWER	Іон = 10 mA				2.0	
Vol	voltage	P10 to P17	LOW POWER	Іон = 5 mA				2.0	V
	LOW output	Xout	HIGH POWER	юн = 1 mA				2.0	
Vol	voltage	XOOT	LOW POWER	юн = 0.5 mA				2.0	V
	LOW output		HIGH POWER	No load			0		
Vol	voltage	Xcout	LOW POWER	No load			0		V
Vt+ -Vt-	Hysteresis	CNTR0,TCIN, INT0 to INT3,CL RxD0, RxD1,Kl0				0.2		0.8	v
VT+ -VT-	Hysteresis	RESET				0.2		1.8	v
Іін	HIGH input current	P00 to P07,P10 t <u>P30 to P37,P40 t</u> RESET, CNVss	to P47, XIN	VI = 5V				5.0	μA
lı.	LOW input current	P00 to P07,P10 t <u>P30 to P</u> 37,P40 t RESET, CNVss	to P47, XIN	VI = 0V				-5.0	μA
RPULLUP	Pull-up resistor	P00 to P07,P10 t P30 to P37,P40 t		VI = 0V		30.0	50.0	167.0	kΩ
Rfxin	Feedback res	istor XIN					1.0		MΩ
Rfxcin	Feedback res	sistor XCIN					6.0		MΩ
V _{RAM}	RAM retentio	n voltage		When clock is stopped		2.0	-		V
Rosc	Oscillation fre			Mask ROM		300	600	1200	kHz
	3			Flash memory		300	600	1200	10.12

Note: The Voн standard values of Xcou⊤ differ between flash memory version and mask ROM version. Therefore, please note that the oscillation constants of sub clock may differ between these versions.



development Electrical characteristics (Vcc = 5V)

Under

VCC = 5V

Table 1.19.3. (2) Electrical characteristics

(Unless otherwise noted: Vcc = 5V, Vss = 0V at Ta = 25°C, f(XIN) = 16MHz))

Symbol	Parameter		Moacuri	ng condition		Standard		Unit
Symbol	i didificici		Measuri		Min.	Тур.	Max.	Onit
lcc	Power supply current	I/O pin has no	Mask ROM	f(XIN)=16MHz Square wave, no division		20.0	36.0	mA
		load	Flash memory	f(XIN)=16MHz Square wave, no division		18.0	36.0	mA
			Mask ROM	Ring oscillator mode No division		800		μA
			Flash memory	Ring oscillator mode No division		1300		μA
			Mask ROM	Ring oscillator mode When a WAIT instruction is executed		100		μA
			Flash memory	Ring oscillator mode When a WAIT instruction is executed		400		μA
			Mask ROM	f(XCIN)=32kHz Square wave		50		μA
			Flash memory	f(XCIN)=32kHz Square wave		700		μA
			Mask ROM	f(XCIN)=32kHz When a WAIT instruction is executed		6		μA
			Flash memory	f(XCIN)=32kHz When a WAIT instruction is executed		350		μA
			Mask ROM	Ta=25°C when clock is stopped			2	
				Ta=85°C when clock is stopped			20	μA
			Flash memory	Ta=25°C when clock is stopped		300	600	μA
				Ta=85°C when clock is stopped		300	600	μΑ



VCC = 5V

Table 1.19.4.	A-D conversion characte	eristics (Note 1)
---------------	-------------------------	-------------------

Symbol		Parameter	Measuring	condition	-	tandar		Unit
- ,					Min.	Тур.	Max.	
-	Resolutior	ו	VREF =VCC				10	Bits
-	Absolute	Sample & hold function not available	VREF = VCC = 5	V			±3	LSB
	accuracy	Sample & hold function available(10bit)	VREF =VCC= 5V	ANo to AN11 input			±3	LSB
				ANEX ₀ , ANEX ₁ input, external op-amp connected mode			±7	LSB
		Sample & hold function available(8bit)	VREF = VCC = 5	V			±2	LSB
RLADDER	Ladder res	sistance	VREF =VCC		10		40	kΩ
tconv	Conversio	n time(10bit)	f(XIN)=10MHz,	øad=fad=10MHz	3.3			μs
tconv	Conversio	n time(8bit)	f(XIN)=10MHz,	øad=fad=10MHz	2.8			μs
t SAMP	Sampling	time	f(XIN)=10MHz,	øad=fad=10MHz	0.3			μs
VREF	Reference	e voltage	f(XIN)=10MHz,	øad=fad=10MHz	2		Vcc	V
VIA	Analog inp	out voltage	f(XIN)=10MHz,	øad=fad=10MHz	0		VREF	V

Note 1: Unless otherwise noted: VCC = VREF =5V, VSS = 0V at Ta = 25°C, f(XIN) = 16MHz

Note 2: Divide the fAD if f(XIN) exceeds 10MHz, and make AD operation clock frequency (ØAD) equal to or lower than 10MHz.

Table 1.19.5. D-A conversion characteristics (Note 1)

Symbol	Demonster	Magazinian agaditian	S	Linit		
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note 2)			1.5	mA

Note 1: Unless otherwise noted: VCC = VREF =5V, VSS = 0V at Ta = 25°C, f(XIN) = 16MHz

Note 2: The A-D converter's ladder resistance is not included.

When D-A register contents are not "0016", the current IVREF always flows even though VREF may have been set to be unconnected by the A-D control register.





VCC = 5V

Timing requirements (Unless otherwise noted: Vcc = 5V, Vss = 0V at Ta = 25°C)

Table 1.19.6. XIN input

Currente e l	Symbol Parameter		ndard	Unit
Symbol			Max.	Unit
tc(XIN)	XIN input cycle time	62.5		ns
twH(XIN)	XIN input HIGH pulse width	30		ns
twL(XIN)	XIN input LOW pulse width	30		ns

Table 1.19.7. CNTR0 input

		Star	ndard	Unit
Symbol	Symbol Parameter		Max.	Unit
tc(CNTR0)	CNTR0 input cycle time	100		ns
twH(CNTR0)	CNTR0 input HIGH pulse width	40		ns
twL(CNTR0)	CNTR0 input LOW pulse width	40		ns

Table 1.19.8. TCIN input

		Star	ndard	Linit
Symbol	Parameter	Min.	Max.	Unit
tc(TCIN)	TCIN input cycle time	400 (Note1)		ns
twH(TCIN)	TCIN input HIGH pulse width	200 (Note2)		ns
twL(TCIN)	TCIN input LOW pulse width	200 (Note2)		ns

Note1 : Use the greater value, either (1/ digital filter clock frequency x 6) or min. value.

Note2 : Use the greater value, either (1/digital filter clock frequency x 3) or min. value.

Table 1.19.9. Serial I/O

Oursels of	Denserator	Standard		Unit
Symbol	ymbol Parameter		Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns


Table 1.19.10. External interrupt INTi input

	mbal Devenator		dard	Unit
Symbol	Symbol Parameter	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250 (Note1)		ns
tw(INL)	INTi input LOW pulse width	250 (Note2)		ns

Note1 : When the INT0 input filter select bit selects the digital filter, use the INT0 input HIGH pulse width to the greater value,either (<u>1/</u> digital filter clock frequency x 3) or min. value.

Note2 : When the INTO input filter select bit selects the digital filter, use the INTO input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or min. value.









Figure 1.19.1. Port P0 to P4 measurement circuit

Figure 1.19.2. Vcc=5V timing diagram









Electrical characteristics (Vcc = 3V)

Under

VCC = 3V

Table 1.19.11. (1) Electrical characteristics

(Note: Unless	s otherwise noted: Vcc = 3V,	Vss = 0V at Ta = 25° C, f(XIN) = 5MHz)
---------------	------------------------------	-------------------------------------------------

Symbol	Parameter		Measuring condition		Standard			Uni	
Symbol		Parameter		Measuring c	ondition	Min.	Тур.	Max.	Uni
Vон	HIGH output voltage	P00 to P07,P10 t P30 to P37,P40 t		Іон = - 1 mA		2.5			v
Vон	HIGH output	Хоџт	HIGH POWER	Іон = - 0.1 mA		2.5			v
VON	voltage	X 001	LOW POWER	Іон = - 50 μА		2.5			v
Vон	HIGH output	X	HIGH POWER	No load	Flash memory		Vcc		
VON	voltage	Xcout (Note)		No load	Mask ROM		3.0		
		()	LOW POWER	No load	Flash memory		Vcc		V
				No load	Mask ROM		1.6		
Vol	LOW output voltage	P00 to P07,P20,F P30 to P37,P40 t	,	Iol = 1 mA				0.5	v
Vol	LOW output	P10 to P17	HIGH POWER	Іон = 2 mA				0.5	
VOL	voltage		LOW POWER	Іон = 1mA				0.5	V
\/-·	LOW output	Xout	HIGH POWER	Iон = 0.1 mA				0.5	
Vol	voltage	7001	LOW POWER	Іон = 50 μА				0.5	V
	LOW output	X	HIGH POWER	No load			0		
Vol	voltage	Xcout	LOW POWER	No load			0		V
Vt+ -Nt-	Hysteresis	CNTR0,TCIN, INT0 to INT3,CLI RxD0, RxD1,KI0				0.2		0.8	v
Vt+ -Nt-	Hysteresis	RESET				0.2		1.8	v
Іін	HIGH input current	P00 to P07,P10 to <u>P30 to P</u> 37,P40 to RESET, CNVss		VI = 3V				4.0	μA
lıL	LOW input current	P00 to P07,P10 t <u>P30 to </u> P37,P40 t RESET, CNVss		Vi = 0V				-4.0	μA
Rpullup	Pull-up resistor	P00 to P07,P10 t P30 to P37,P40 t		VI = 0V		66.0	120.0	500.0	k۵
Rfxin	Feedback res	istor XIN					3.0		M۵
Rfxcin	Feedback res	sistor XCIN					10.0		M
V _{RAM}	RAM retentio	n voltage		When clock is stopped		2.0			V
Rosc	Oscillation fre			Mask ROM		150	300	600	
		-		Flash memory		250	500	1000	kł

Note: The Voн standard values of Xcou⊤ differ between flash memory version and mask ROM version. Therefore, please note that the oscillation constants of sub clock may differ between these versions.



VCC = 3V

Table 1.19.11. (2) Electrical characteristics
(Unless otherwise noted: Vcc = 3V, Vss = 0V at Ta = 25°C, f(Xin) = 5MHz)

Cumbal	Deremeter		Measuring condition			Standard			
Symbol	Parameter					Тур.	Max.	Unit	
lcc	Power supply current	I/O pin has no		f(XIN)=5MHz Square wave, no division		4.0	8.0	mA	
		load	Flash memory	f(XIN)=5MHz Square wave, no division		8.0	14.0	mA	
			Mask ROM	Ring oscillator mode No division		200		μA	
			Flash memory	Ring oscillator mode No division		1000		μA	
		Mask ROM	Ring oscillator mode When a WAIT instruction is executed		40		μA		
		Flash memory	Ring oscillator mode When a WAIT instruction is executed		350		μA		
		Mask ROM	f(XCIN)=32kHz Square wave		30		μA		
			Flash memory	f(XCIN)=32kHz Square wave		550		μA	
			Mask ROM	f(XCIN)=32kHz When a WAIT instruction is executed		4		μA	
	F			_	f(XCIN)=32kHz When a WAIT instruction is executed		300		μA
			Mask ROM	Ta=25°C when clock is stopped			2	μA	
			Ta=85°C when clock is stopped			20			
			Flash memory	Ta=25°C when clock is stopped		250	500	μA	
			Ta=85°C when clock is stopped		250	500	P'''		





VCC = 3V

Table 1.19.12. A-D conversion characteristics (Note)

Symbol	Parameter		Measuring condition	Standard Min. Typ. Ma		d Max.	Unit
_	Resolutior	1	VREF =VCC			10	Bits
-	Absolute accuracy	Sample & hold function not available (8-bit)	VREF =VCC = 3V, ØAD=fAD/2			±2	LSB
RLADDER	Ladder res	sistance	VREF =VCC	10		40	kΩ
tCONV	Conversio	n time(8-bit)		14.0			μs
VREF	Reference	voltage		2.7		Vcc	V
VIA	Analog inp	out voltage		0		VREF	V

Note: Unless otherwise noted: VCC = VREF = 3V, VSS = 0V at Ta = 25°C, f(XIN) = 7MHz

Table 1.19.13. D-A conversion characteristics (Note 1)

Symbol	Parameter		5			
		Measuring condition	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note 2)			1.5	mA

Note 1: Unless otherwise noted: Vcc = AVcc = VREF = 3V, Vss = AVss = 0V at $Ta = 25^{\circ}C$, f(XIN) = 7MHzNote 2: The A-D converter's ladder resistance is not included.

When D-A register contents are not "0016", the current IVREF always flows even though VREF may have been set to be unconnected by the A-D control register.





VCC = 3V

Timing requirements (Unless otherwise noted: Vcc = 3V, Vss = 0V at $Ta = 25^{\circ}C$) Table 1.19.14. XIN input

Ourseland	Parameter	Standard		l loit
Symbol		Min.	Max.	Unit
tc(XIN)	XIN input cycle time	143		ns
twH(XIN)	XIN input HIGH pulse width	70		ns
twL(XIN)	XIN input LOW pulse width	70		ns

Table 1.19.15. CNTR0 input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(CNTR0)	CNTR0 input cycle time	300		ns
twH(CNTR0)	CNTR0 input HIGH pulse width	120		ns
twL(CNTR0)	CNTR0 input LOW pulse width	120		ns

Table 1.19.16. TCIN input

			ndard	Unit
Symbol	Parameter	Min.	Max.	Unit
tc(TCIN)	TCIN input cycle time	1200(Note1)		ns
twH(TCIN)	TCIN input HIGH pulse width	600(Note2)		ns
twL(TCIN)	TCIN input LOW pulse width	600(Note2)		ns

Note1 : Use the greater value, either (1/ digital filter clock frequency x 6) or min. value. Note2 : Use the greater value, either (1/ digital filter clock frequency x 3) or min. value.

Table 1.19.17. Serial I/O

O weak at		Star	Unit	
Symbol	Parameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TxDi output delay time		160	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	50		ns
th(C-D)	RxDi input hold time	90		ns

Table 1.19.18. External interrupt INTi input

Symbol	Deverseter	Standard		Unit
	Parameter	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	380(Note1)		ns
tw(INL)	INTi input LOW pulse width	380(Note2)		ns

Note1 : When the INT0 input filter select bit selects the digital filter, use the INT0 input HIGH pulse width to the greater value,either (1/ digital filter clock frequency x 3) or min. value.

Note2 : When the INT0 input filter select bit selects the digital filter, use the INT0 input LOW pusle width to the greater value, either (1/ digital filter clock frequency x 3) or min. value.





Electrical characteristics (Vcc = 3V)




Figure 1.19.3. Vcc=3V timing diagram





Outline Performance

Table 1.20.1 shows the outline performance of the M16C/10 (flash memory version).

ltem		Performance
Power supply	voltage	4.2V to 5.5V when f(XIN)=16MHz
Program/erase	e voltage	Vcc=5.0V±10%
Flash memory	operation mode	Standard serial I/O
Erase block	User ROM area	One division (24 Kbytes)
division	Boot ROM area	One division (384 bytes) (Note)
Program meth	od	Collective program
Erase method		Collective erase
Program/erase count		100 times
Data retention		10 years

Note: The boot ROM area contains a control program which is used to communicate with a dedicated external device (writer). This area cannot be erased nor programmed.





Flash Memory

The M16C/10 (flash memory version) contains the flash memory that can be rewritten with a single voltage. For this flash memory, one mode is available in which to read, program, and erase: standard serial I/ O mode in which the flash memory can be manipulated using a decicated external device (writer). Figure 1.20.1 shows the on-chip flash memory. In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control communications with the dedicated external device (writer) in the standard serial I/O mode. This boot ROM area cannot be erased nor rewritten.




Figure 1.20.1. Block diagram of flash memory version






Pin functions (Flash memory standard serial I/O mode)

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply program/erase protection voltage (5V±10%) to Vcc pin and 0 V to Vss pin.
IVcc	IVcc		Connect a capacitor (0.1µF) to Vss pin.
CNVss	CNVss		Connect to Vcc.
RESET	Reset input	I	Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin.
XIN	Clock input	I	Connect a ceramic resonator or crystal oscillator between XIN and
Χουτ	Clock output	0	XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	I	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	I	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	I	Input "H" or "L" level signal or open.






Mode setup method Signal Value **CNVss** Vcc * Vcc = 5V±10% RESET Vss to Vcc 0.1μF Ť. Vss _____ P31/TZoUT Vcc P32/TYoUT P33/TCIN P30/TXOUT P07/AN0 NCC \$ \$ ₽ \$ \$ \$ ¥ ¥ 24 23 22 21 20 19 18 1 P06/AN1 ♣ P45/INT0 16 P05/AN2 ↔ 126 ↔ 15 P10/KI0/AN8 P04/AN3 + P11/KI1/AN9 14 4> M30100F3FP 13 Vref ੍ P12/KI2/AN10 P03/AN4 ↔ M30100F3TFP 29 12 ↔ P13/KI3/AN11 P02/AN5 30 11 ↔ P14/TxD0 TxD0 P01/AN6 31 10 -P15/RxD0 (RxD0) P00/AN7 + 32 ()9 4 P16/CLK0 CLKO 1 2 3 4 5 6 7 8 **↑ ↑ ↓ ↑ ↑ ↑ ↓** Vss P37/TxD1/RxD1 ↔ CNVss -RESET -Vss Vcc Xout P17/CNTR0 Vcc Ć RESET BUSY Connect Package: 32P6U-A oscillator circuit.

Figure 1.20.2. Pin connections for serial I/O mode (1)











Standard serial I/O mode

The standard serial I/O mode inputs and outputs the control functions, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is serial. There are actually two standard serial I/O modes: mode 1, which is clock synchronized, and mode 2, which is asynchronized. Both modes require a dedicated external device (writer).

In the standard serial I/O mode, the CPU controls rewrite to the flash memory and communication with the dedicated external device (writer). This mode starts when the reset is released, which is done when the CNVss pin is "H" level. (In the ordinary microprocessor mode, set CNVss pin to "L" level.) This control program for communications with the dedicated external device (writer) is written in the boot

ROM area when the product is shipped from Mitsubishi. Accordingly, make note of the fact that the boot ROM area cannot be erased nor rewritten. Figures 1.20.2 and 1.20.3 show the pin connections for the standard serial I/O mode. The communications with the dedicated external device (writer) uses UARTO. Standard serial I/O switches between mode 1 (clock synchronized) and mode 2 (clock asynchronized) according to the level of CLKo pin when the reset is released.

To use standard serial I/O mode 1 (clock synchronized), set the CLKo pin to "H" level and release the reset. The operation uses the four UARTO pins CLKo, RxDo, TxDo and BUSY.


To use standard serial I/O mode 2 (clock asynchronized), set the CLK₀ pin to "L" level and release the reset. The operation uses the two UART0 pins RxD₀ and TxD₀. The BUSY pin should be open.





Example Circuit Application for The Standard Serial I/O Mode 1

The below figure shows a circuit application for the standard serial I/O mode 1. Control pins will vary according to dedicated external device (writer), therefore see the dedicated external device (writer) manual for more information.





Example Circuit Application for The Standard Serial I/O Mode 2

The below figure shows a circuit application for the standard serial I/O mode 2.





Figure 1.20.5. Example circuit application for the standard serial I/O mode 2





Package





MD Φ 00. ٦٦ ЫШ b2 NN 12

Recommended Mount Pad

	Dimension in Millimeters			
Symbol	Min	Nom	Max	
A	IVIIII	INOITI	1.7	
	_	-		
A1	0	0.1	0.2	
A2	-	1.4	-	
b	0.32	0.37	0.45	
с	0.105	0.125	0.175	
D	6.9	7.0	7.1	
E	6.9	7.0	7.1	
е	_	0.8	-	
HD	8.8	9.0	9.2	
HE	8.8	9.0	9.2	
L	0.3	0.5	0.7	
L1	_	1.0	_	
Lp	0.45	0.6	0.75	
A3	-	0.25	_	
X	-	1	0.2	
у	_	-	0.1	
θ	0°	-	10°	
b2	_	0.5	-	
12	1.0	_	_	
MD	_	7.4	_	
ME	_	7.4	-	

(MMP) 48P6Q-A





Recommended Mount Pad

	Dimono	ion in Mill	motore
Symbol	Min	Nom	
	IVIIN	NOTI	Max
A	-	-	1.7
A 1	0	0.1	0.2
A2	-	1.4	-
b	0.17	0.22	0.27
с	0.105	0.125	0.175
D	6.9	7.0	7.1
E	6.9	7.0	7.1
е	-	0.5	-
HD	8.8	9.0	9.2
HE	8.8	9.0	9.2
L	0.35	0.5	0.65
L1	_	1.0	_
Lp	0.45	0.6	0.75
A3	_	0.25	_
Х	_	-	0.08
У	-	-	0.1
θ	0°	-	8°
b2	_	0.225	_
l2	1.0	_	-
Md	_	7.4	_
ME	_	7.4	_



Rev.	Date		Description
		Page	Summary
В	04/20/01	Page All pages 1 2 - 4 5 - 7 8 9 9 10 11 15 15 16 17 17 17 17 18 - 19 21 24 25 26 27 29 31 32 33 35 38 840 42 46 51 51 53 53 53 53 56 8 59 60 60	·



Rev.	Date	Description		
		Page	Summary	
		61 61 61 62 63 64 55 66 66 72 72 73 73 74 75 78 79 79 81 84 56 66 66 67 68 72 72 73 73 74 75 78 79 79 81 84 56 89 90 124 45 55 66 67 99 91 24 95 96 97 98 101 102 102 101 102 102 101 102 102 101 102 102	Explanation of "(5) Pulse period measure mode" is partly revised. Explanation of precaution is partly revised. Figure 1.14.4 is partly revised. Explanation of "(2) Programmable waveform generation mode" is partly revised. Figure 1.14.5 is partly revised. Note 1 and Note 2 are added to Timer Y, Z mode register in Figure 1.14.6. Explanation of "(2) Programmable waveform generation mode" is partly revised. Figure 1.14.9 is partly revised. Figure 1.14.9 is partly revised. Figure 1.14.9 is partly revised. Explanation of "(2) Programmable waveform generation mode" is partly revised. Explanation of "(2) Programmable waveform generation mode" is partly revised. Explanation of "(1) Programmable waveform generation mode" is partly revised. Explanation of "Timer C" is partly revised. Figure 1.14.10 is partly revised. Note 1 is added to Timer C control register 0 in Figure 1.14.10. Figure 1.14.11 is partly revised. Figure 1.14.12 is partly revised. Table 1.14.1 and its Note are partly revised. Figure 1.15.1 is partly revised. Note 1 ad Note 2 of UARTi transmit/receive control register 0 in Figure 1.15.4 is partly revised. Note 1 ad Note 2 of UARTi transmit/receive control register 1 in Figure 1.15.4 are deleted . Note 1 ad dot to UARTi transmit/receive control register 1 in Figure 1.15.5. UARTi transmit/receive control register 2 is added to Figure 1.15.5. UARTi transmit/receive control register 1 in Figure 1.15.5. Table 1.15.2 is partly revised. Table 1.15.3 is partly revised. Table 1.15.4 is partly revised. Figure 1.16.3 is partly revised. Figure 1.17.3 is partly revised. Figure 1.17.1 is partly revised. Figure 1.17.3 is partly revised. Figure 1.17.3 is partly revised. Figure 1.18.5 is revised. Figure 1.18.5 is revised. Figure 1.18.5 is revised. Figure 1.18.4 is revised. Figure 1.18.4 is revise	
		104 105	Figure 1.18.6 is revised. Table 1.18.1 is revised.	
B1	05/15/01	15 19 31	Figure 1.5.3 is partly revised. Figure 1.6.2 is partly revised. Table 1.10.1 is partly revised.	



Rev.	Date		Description
	Page		Summary
		32 51 89 91 92 93 94 94	Figure 1.10.1 is partly revised. Explanation of "INT interrupt" is partly revised. Note 3 is added to Table 1.16.1. Figure 1.16.2 is partly revised. Figure 1.16.3 is partly revised. Table 1.16.2 is partly revised. Table 1.16.3 is partly revised. Figure 1.16.5 is partly revised.
C1	11/20/01	$\begin{array}{c} 01\\ 01\\ 02 - 05\\ 08\\ 09\\ 09\\ 10\\ 11\\ 15\\ 15\\ 16\\ 19\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 27\\ 29\\ 31\\ 32\\ 32\\ 32\\ 33\\ 34\\ 36\\ 39\\ 39\\ 41\\ 45\\ 52\\ 52\\ 53\\ 54\\ 54\\ 56\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 59 - 72\\ 5$	Features are partly revised. Page numbers of Table of Contents are partly revised. Figure 1.1.1 to 1.1.4 are partly revised. Figure 1.1.1 is partly revised. Pin description is partly revised. Figure 1.3.1 is partly revised. Figure 1.3.1 is partly revised. Figure 1.5.4 is partly revised. Figure 1.5.4 is partly revised. Figure 1.6.2 is partly revised. Figure 1.8.3 is partly revised. Explanation of (1)main clock, (3)BCLK and (7)fRING are partly revised. Register CM2 in Figure 1.8.5 is partly revised. Explanation of 5top mode is partly revised. Explanation of stop mode are partly revised. Explanation of stop mode are partly revised. Figure 1.9.2 is partly revised. Figure 1.0.1 and 1.10.2 are partly revised. Figure 1.10.1 is partly revised. Explanation of protection is partly revised. Explanation of rotection is partly revised. Explanation of "UART1 receive interrupt" of (1)special interrupts is partly revised. Explanation of "UART1 receive interrupt" of (2)peripheral I/O interrupts is partly revised. Explanation of INT0 to INT3 interrupt" of (2)peripheral I/O interrupts is partly revised. Explanation of INT interrupt is partly revised. Figure 1.12.10 is partly revised. Explanation of INT interrupt is partly revised. Explanation of INT interrupt is partly revised. Explanation of INT interrupt is partly revised. Figure 1.12.11 is partly revised. Figure 1.12.13 and 1.12.14 is partly revised. Figure 1.12.14 is partly revised. Figure 1.12.15 and 1.12.14 is partly revise



Rev.	Date	Description		
		Page	Summary	
		Page 60 61 61 62 62 64 65 66 67 68 69 70 71 72 72 72 73 76 77 78 79 80 81 83 85 86 89 90 91 92 94 95 96 99 90 91 00 - 105	Figure 1.14.3 is partly revised. Explanation of (3) event counter mode is partly revised. Explanation of (4) pulse width measure mode is partly revised. Explanation of (5) pulse period measure mode is partly revised. Explanation of (2) programmable waveform generation mode is partly revised. Explanation of "use of the waveform extend function" is added. Last paragraph in precaution is partly revised. Figure 1.14.6 is partly revised. Figure 1.14.7 is partly revised. Figure 1.14.8 and 1.14.9 are partly revised. Explanation of (2) programmable waveform generation mode is partly revised. Explanation of (2) programmable waveform generation mode is partly revised. Explanation of (3) programmable one-shot generation mode is partly revised. Explanation of (4) programmable waveform extend function" is added. Explanation of (4) programmable waveform extend function" is added. Explanation of "use of the waveform extend function" is added. Explanation of "use of set count values" is partly revised. Explanation of "change of set count values" is partly revised. Figure 1.15.1 is partly revised. Figure 1.15.3 is partly revised. Figure 1.15.3 is partly revised. Figure 1.15.3 is partly revised. Figure 1.15.3 is partly revised. Figure 1.15.7 is partly revised. Figure 1.16.7 is partly revised. Figure 1.16.4 is partly revised. Figure 1.16.5 is partly revised. Figure 1.16.6 is partly	
		106	Table 1.18.1 is partly revised.Explanation of usage of precaution is added.	
D	July/08/02	1 3(ver.C) 6(ver.C) 6 7 7 8 9	Explanation of overview is partly revised. Figure 1.1.2 is deleted. Figure 1.1.5 is deleted. Table 1.1.1 is partly revised. (3)Package is partly revised. Figures 1.1.7 and 1.1.8 are partly revised. Explanation on CNVss of pin description is partly revised. Explanation of operation of functional blocks is partly revised.	



Rev.	Date		Description
		Page	Summary
		9	Explanation of memory is partly revised.
		9	Figure 1.3.1 is partly revised.
		14	Figure 1.5.4 is partly revised.
		18	Figure 1.7.1 is partly revised.
		19	Table 1.8.1 is partly revised.
		20	Figure 1.8.3 is partly revised.
		21	Explanation of (1) main clock is partly revised.
		21	Explanation of (5) fc32 is partly revised.
		23	Figure 1.8.5 is partly revised.
		23	Figure 1.8.6 is added.
		30	Explanation of oscillation stop detection function is partly revised.
		31	Figure 1.10.2 is partly revised.
		35	Figure 1.12.1 is partly revised.
		37	Explanation of UART0 receive interrupt of (1)special interrupts is partly revised.
		37	Explanation of CNTR0 interrupt and TCIN interrupt are added to (2)peripheral I/O
			interrupts instead of CNTR0 and TCIN interrupt.
		38	Table 1.12.1 is partly revised.
		49	Figure 1.12.8 is partly revised.
		49	Figure 1.12.9 is partly revised.
		51	Explanation of INT0 input filter is partly revised.
		51 53(rev.C)	Figure 1.12.11 is partly revised. Explanation of UART0 Receive Hardware Input and Figure 1.12.12 are deleted.
		53(TeV.C) 52	Explanation of CNTR0 interrupt and Figure 1.12.13 are added.
		52	Explanation of TCIN interrupt and Figure 1.12.14 are added.
		53	Figure 1.13.1 is partly revised.
		58	PM1 register is added to Figure 1.13.2.
		59-94	Timer: Full-fledged revision
		97	Note is added to UARTi transmit buffer register in Figure 1.15.3.
		98	UARTi transmit/receive control register 0 of Fig 1.15.4 is partly revised.
		99	Note of UARTi transmit/receive control register 1 of Fig 1.5.5 is partly revised.
		99	Note 2 is added to UART transmit/receive control register 2 in Fig 1.15.5.
		100	Table 1.15.1 Note 1 is partly revised.
		101	Table 1.15.2 is partly revised.
		102	Figure 1.15.7 is partly revised.
		104	Explanation of (e) is partly revised.
		105	Note 1 of Table 1.15.1 is partly revised.
		106	Table 1.15.4 is partly revised.
		108	Explanation of (b) is partly revised.
		113	Figure 1.16.4 is partly revised.
		114	Figure 1.16.5 is partly revised.
		118	Figure numbers are revised.
		119-122	5
		123	Figure 1.18.5 is partly revised.
		124	Figure 1.18.6 is partly revised.
		126	Note 1 is added to Table 1.18.1.
		127	(2) is added to explanation of precautionary note of serial I/O.
		129	(3) is added to explanation of precautionary note of noise.
		129	Explanation of precautionary notes of Timers Y, Z and C are added.
		130	Notes 2 and 3 of Table 1.19.2 are partly revised.
		131	Note 5 of Table 1.19.2 is partly revised.



Rev.	Date	Description	
		Page	Summary
		132-133 138-139 143-150	Table 1.19.11 (1) and (2) are partly revised.
D1	Aug/09/02	$\begin{array}{c}1\\1\\1\\2\\3\\6\\13\\6\\19\\9\\20\\21\\22\\24\\25\\7\\3\\5\\5\\9\\9\\6\\1\\2\\3\\9\\9\\9\\7\\1\\2\\3\\5\\7\\7\\7\\7\\8\\1\\2\\3\\5\\5\\7\\7\\7\\8\\1\\2\\3\\5\\5\\7\\7\\8\\8\\8\\8\\8\\8\\8\\8\\8\\8\\8\\8\\8\\8\\8\\8$	Explanation of overview is partly revised. Power supply voltage in Features is partly revised. Flash memory version is added to the table of contents. Fig 1.1.1 is partly revised. Table 1.1.6 is partly revised. Table 1.1.6 is partly revised. Note is added to Figs 1.6.1 and 1.6.2. Note is added to Table 1.8.1. Note 2 is added to Table 1.8.1. Note 2 is added to Fig 1.8.1. Explanation of ring oscillator is partly revised. Fig 1.5.3 is partly revised. Explanation of (3) ECLK is partly revised. Explanation of (3) ECLK is partly revised. Explanation of (5) no-division mode is partly revised. Explanation of (5) no-division mode is partly revised. Explanation of (3) stop mode is partly revised. Explanation of changing the interrupt request bit is added. Explanation of changing the interrupt revised. Explanation of table 1.14.1. Fig 1.14.1 is partly revised. Explanation of table 1.14.1. Fig 1.14.1 is partly revised. TCSS register in Fig 1.14.2 is partly revised. Table 1.14.7 partly revised. TVZOC register in Fig 1.14.15 is partly revised. Note is added to Table 1.14.1. Fig 1.14.3 is partly revised. TVZOC register in Fig 1.14.16 is partly revised. TVZOC register in Fig 1.14.19 is partly revised. Note is added to Table 1.14.1. Fig 1.14.13 is partly revised. TVZOC register in Fig 1.14.16 is partly revised. Note is added to Table 1.14.1. Fig 1.14.20 is partly revised. TVZOC register in Fig 1.14.15 is partly revised. Note is added to Table 1.14.1. Fig 1.14.20 is partly revised. TVZOC register in Fig 1.14.16 is partly revised. Note is added to Table 1.14.10. Explanation of (2) programmable waveform generation mode is partly revised. Note is added to Fig 1.14.23 is partly revised. TVZOC register in Fig 1.14.24 is partly revised. Note is added to Table 1.14.10. Explanation of (2) programmable waveform generation mode is partly revised. Note is added to Table 1.14.10. Explanation of (2) programmable waveform generation mode is partly revised. Note of Table 1.14.11 are partly revised



Rev.	Date	Description		
		Page	Summary	
E	Dec/20/02	$\begin{array}{c} 90\\ 90\\ 92\\ 93\\ 94\\ 95\\ 98\\ 99\\ 106\\ 107\\ 109\\ 110\\ 127\\ 128\\ 130\\ 130\\ 132\\ 133 \cdot 134\\ 139 \cdot 140\\ 147\\ 148\\ 1\\ 2\\ 3\\ 13\\ 92\\ 225\\ 26\\ 49\\ 50\\ 52\\ 53\\ 54\\ 55\\ 57\\ 61\\ 2\\ 63\\ 66\\ 67\\ \end{array}$	Explanation of (4) programmable wait one-shot generation mode is partly revised. Notes of Table 1.14.13 are partly revised. TGC0 register in Fig 1.14.32 is partly revised. Fig 1.14.14 are partly revised. Fig 1.14.33 is partly revised. Notes of UTB register and UiRB register in Fig 1.15.3 are partly revised. UIMR register in Fig 1.15.4 is partly revised. Sleep mode is deleted from select function on Table 1.15.3. Fig 1.15.11 is partly revised. Explanation of serial I/O is partly revised. Explanation of the partly revised. Explanation of #2 of Timer Z is partly revised. Fig 1.20.1 is partly revised. Fig 1.20.1 is partly revised. Fig 1.20.2 is partly revised. Fig 1.20.2 is partly revised. Fig 1.20.2 is partly revised. Fig 1.20.3 is partly revised. Fig 1.20.4 is partly revised. Fig 1.20.4 is partly revised. Fig 1.20.5 partly revised. Fig 1.20.6 partly revised. Fig 1.20.7 is partly revised. Note 2 and Note 3 are a	



Rev.	Date	Description	
		Page	Summary
E	Dec/20/02	69	Fig 1.14.11.is partly revised. Note 1 and Note 2 are added to Fig 1.14.11.
		70	Fig 1.14.12 is added.
		73	Fig 1.14.16 is partly revised. Note 5 is added to Fig 1.14.16.
		75	Note 2 is added to Fig 1.14.17.
		79	Fig 1.14.20 is partly revised.
		82 82	Note 4 is added to Timer Y,Z waveform output control register in Fig 1.14.23. Note 5 is added to Timer count source setting register in Fig 1.14.23.
		83	Note 2 is partly revised to Timer Y,Z output control register in Fig 1.14.24.
		83	Note is added to External input enable register in Fig 1.14.24.
		85	Note 2 is added to Fig 1.14.25.
		89	Fig 1.14.27 is partly revised.
		95	Fig 1.14.32 is partly revised.
		104	Fig 1.15.7 is partly revised.
		110	Fig 1.15.13 is partly revised.
		117	Fig 1.16.6 is partly revised.
		127	Table 1.18.1 is partly revised and Note 3 is added.
		131	Explanation of Timer X is added.
		135	Table 1.19. 3 (1) is partly revised.
		136 138	Table 1.19. 3 (2) is partly revised. Table 1.19.6, Table 1.19.7 and Table 1.19.8 is changed to Table.1.19.7, Table
		130	1.19.8 and Table 1.19.6.
		138	Note 1 and Note 2 are added to Table 1.19.8.
		138	Note 1 and Note 2 are added to Table 1.19.10.
		141	Table 1.19. 11 (1) is partly revised.
		142	Table 1.19. 11 (2) is partly revised.
		144	Table 1.19.14, Table 1.19.15 and Table 1.19.16 is changed to Table.1.19.15, Table
			1.19.16 and Table 1.19.14.
		144	Note 1 and Note 2 are added to Table 1.19.16.
		144	Note 1 and Note 2 are added to Table 1.19.18.
		149 150	Fig 1.20.2 is partly revised.
		150	Fig 1.20.3 is partly revised. Package is added.
F 4	E. 1. (4.0./00		Table 1.1.1 value of power consumption
E1	Feb/13/03	6 7	Fig 1.1.5 is partly revised.
		9	Fig 1.3.1 is partly revised.
		29	Fig 1.9.2 is partly revised.
		134	Table 1.19.2 IOL(peak)/IOL(avg)
		136	Table 1.19.3(2) Icc
		142	Table 1.19.11(2) Icc



MITSUBISHI ELECTRIC CORPORATION HEAD OFFICE: 2-2-3, MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN

Keep safety first in your circuit designs!

Misubish Technic Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury. Fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- contained in these materials. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by

- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubish Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubish Electric Corporation or an authorized Mitsubish Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubish Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com). When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information contained herein. Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation researce to evaluate all information contained herein. Mitsubishi Electric Corporation semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or underse tepeter use. The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. If these products or controlections are soute assessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be impo destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein

© 2003 MITSUBISHI ELECTRIC CORP. Printed in Japan (ROD) [[] New publication, effective February. 2003. Specifications subject to change without notice.

