

## DATA SHEET

## 80C52/80C32

CMOS SINGLE-CHIP  
8 BIT MICROCONTROLLER

- 80C52 - CMOS SINGLE -CHIP 8 BIT MICRO-CONTROLLER with factory mask-programmable ROM
- 80C32 - CMOS SINGLE - CHIP 8-BIT CONTROL ORIENTED CPU with RAM and I/O

80C52/C32 : 0 to 12 MHz  
80C52-1/C32-1 : 0 to 16 MHz  
80C52S/C32S : 0 to 20 MHz  
80C52-L/C32-L :  $V_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$  (0 to 6 MHz)  
80C52F : SECRET ROM

## FEATURES

- POWER CONTROL MODES
  - 256 x 8 BIT RAM
  - 32 PROGRAMMABLE I/O LINES
  - THREE 16-BIT TIMER/COUNTER
  - 64 K PROGRAM MEMORY SPACE
  - FULLY STATIC DESIGN
  - HIGH PERFORMANCE SAJI VI CMOS PROCESS
- BOOLEAN PROCESSOR
- 6 INTERRUPT SOURCES
- PROGRAMMABLE SERIAL PORT
- 64 K DATA MEMORY SPACE
- TEMPERATURE RANGE : Commercial, Industrial, Automotive and Military

## DESCRIPTION




Figure 1 : Block Diagram.

MHS's 80C52 and 80C32 are high performance CMOS versions of the 8052/8032 NMOS single chip 8 bit  $\mu C$  and is manufactured using a self-aligned silicon gate CMOS process (SAJI VI).

The fully static design of the MHS 80C52/80C32 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data.

The 80C52 retains all the features of the 8052 : 8 K bytes of ROM ; 256 bytes of RAM ; 32 I/O lines ; three 16 bit timers ; a 6-source, 2-level interrupt structure ; a full duplex serial port ; and on-chip oscillator and clock circuits.

In addition, the 80C52 has two software-selectable modes of reduced activity for further reduction in power consumption. In the Idle Mode the CPU is frozen while the RAM, the timers, the serial port, and the interrupt system continue to function. In the Power Down Mode the RAM is saved and all other functions are inoperative.

The 80C32 is identical to the 80C52 except that it has no on-chip ROM.

MHS provides a new member in the 80C52 Family named "80C52F" which permits full protection of the internal ROM contents.

With a non protected 80C52, it is very easy to read out the contents of the internal 8 K bytes of ROM.

Three methods exist, two of them are special test modes and the last one is by means of MOVC instructions.

- **Test mode "VER"** : Using this special test mode, the internal ROM contents are output on port P0 ; the address being applied on ports P2 (AD15...AD8) and P1 (AD7...AD0).
- **Test mode "TMB"** : With this second test mode, the contents of the 80C52 internal bus is presented on port P1 during the PH2 clock phases.
- **Using MOVC instructions** : If EA = 0, and following a reset, the 80C52 fetches its instructions from external program memory. It is then possible to write a small program whose purpose is to dump the internal ROM contents by means of MOVC A, @A + DPTR and MOVC A, @A + PC instructions.

#### 80C52F WITH PROGRAM PROTECTION FEATURES

This new version adds ROM protection features in some strategic points of the 80C52F in order to eliminate the possibility of reading the ROM contents (once the protection has been programmed) by one of the three forementioned methods (VER and TMB test modes, or MOVC instructions).

Nevertheless the customer must note the following :

- Once the protection has been programmed, the 80C52F program always starts at address 0 in the internal ROM.
- The application program must be self contained in the internal 8 K of ROM, otherwise it would be possible to trap the program counter address in the ex-

ternal PROM/EPROM (beyond 8 K) and then to dump the internal ROM contents by means of a patch using MOVC instructions.

Thus, if an extra EPROM is necessary, it is advised to ensure that it will contain only constants or tables.


#### TEST OF THE ON-CHIP PROGRAM MEMORY

- **Before protection is activated** : The 80C52F can be tested as any normal 80C52 (using test equipment or any other methods).
- **After protection is activated** : It is then no longer possible to dump the internal ROM contents.

#### HOW TO PROGRAM THE PROTECTION MECHANISM

- To burn correctly the fuse a specific configuration of inputs must be settled as below :
  - RST = ALE = 1
  - P2.7 = 1

Furthermore PSEN signal must be tied at  $+9\text{ V} \pm 5\%$  level voltage and a pulse must be applied on P2.6 input Port. The timing on P2.6 is shown below :



Time Rise and Fall Rise  $\leq 100\ \mu\text{s}$ .

- The electrical schematic shows a typical application to deliver P2.6 signal.




Figure 4 : Configurations.

## IDLE AND POWER DOWN OPERATION

Figure 5 shows the internal Idle and Power Down clock configuration. As illustrated, Power Down operation stops the oscillator. Idle mode operation allows the interrupt, serial port, and timer blocks to continue to function while the clock to the CPU is gated off.

These special modes are activated by software via the Special Function Register, PCON. Its hardware address is 87H. PCON is not bit addressable.




Figure 5 : Idle and Power Down Hardware.

PCON : Power Control Register

| (MSB) |   |   |   |     |     |    | (LSB) |
|-------|---|---|---|-----|-----|----|-------|
| SMOD  | — | — | — | GF1 | GF0 | PD | IDL   |

### Symbol Position Name and Function

|      |        |   |
|------|--------|---|
| SMOD | PCON.7 | Double Baud rate bit. When set to a 1, the baud rate is doubled when the serial port is being used in either modes 1, 2 or 3. |
| —    | PCON.6 | (Reserved)  |
| —    | PCON.5 | (Reserved)  |
| —    | PCON.4 | (Reserved)  |
| GF1  | PCON.3 | General-purpose flag bit.   |
| GF0  | PCON.2 | General-purpose flag bit.   |
| PD   | PCON.1 | Power Down bit. Setting this bit activates power down operation.  |
| IDL  | PCON.0 | Idle mode bit. Setting this bit activates idle mode operation.  |

If 1's are written to PD and IDL at the same time. PD takes precedence. The reset value of PCON is (0XXX0000).

## IDLE MODE

The instruction that sets PCON.0 is the last instruction executed before the Idle mode is activated. Once in the Idle mode the CPU status is preserved in its entirety : the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM, and all other register maintain their data during Idle. Table 2 describes the status of the external pins during Idle mode.

There are two ways to terminate the Idle mode. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating Idle mode. The interrupt is serviced, and following RETI, the next instruction to be executed will be the one following the instruction that wrote 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during the Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits.

The second way of terminating the Idle is with a hardware reset. Since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation.

## Power Down Mode

The instruction that sets PCON.1 is the last executed prior to entering power down. Once in power down, the oscillator is stopped. The contents of the onchip RAM and the Special Function Register is saved during power down mode. A hardware reset is the only way of exiting the power down mode. the hardware reset initiates the Special Function Register (see Table 2). In the Power Down mode, V<sub>CC</sub> may be lowered to minimize circuit power consumption. Care must be taken to ensure the voltage is not reduced until the power down mode is entered, and that the voltage is restored before the hardware reset is applied which frees the oscillator. Reset should not be released until the oscillator has re-

| MODE       | PROGRAM MEMORY | ALE | PSEN | PORT0     | PORT1     | PORT2     | PORT3     |
|------------|----------------|-----|------|-----------|-----------|-----------|-----------|
| Idle       | Internal       | 1   | 1    | Port Data | Port Data | Port Data | Port Data |
| Idle       | External       | 1   | 1    | Floating  | Port Data | Address   | Port Data |
| Power Down | Internal       | 0   | 0    | Port Data | Port Data | Port Data | Port Data |
| Power Down | External       | 0   | 0    | Floating  | Port Data | Port Data | Port Data |

Table 2 : Status of the external pins during Idle and Power Down modes.

started and stabilized.

Table 2 describes the status of the external pins while in the power down mode. It should be noted that if the power down mode is activated while in external program memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the data is a 1, the port pin is held high during the power down mode by the strong pullup, T1, shown in Figure 6.

## STOP CLOCK MODE

Due to static design, the MHS 80C32/C52 clock speed can be reduced until 0 MHz without any data loss in memory or registers. This mode allows step by step utilization, and permits to reduce system power consumption by bringing the clock frequency down to any value. At 0 MHz, the power consumption is the same as in the Power Down Mode.

## 80C52 I/O PORTS

The I/O port drive of the 80C52 is similar to the 8052. The I/O buffers for Ports 1, 2 and 3 are implemented as shown in figure 6.

When the port latch contains a 0, all pFETs in figure 6 are off while the nFET is turned on. When the port latch makes a 0-to-1 transition, the nFET turns off. The strong pFET, T1, turns on for two oscillator periods, pulling the output high very rapidly. As the output line is drawn high, pFET T3 turns on through the inverter to supply the  $I_{OH}$  source current. This inverter and T form a latch which holds the 1 and is supported by T2.

When Port 2 is used as an address port, for access to external program or data memory, any address bit that contains a 1 will have its strong pullup turned on for the entire duration of the external memory access.

When an I/O pin on Ports 1, 2 or 3 is used as an input, the user should be aware that the external circuit must sink current during the logical 1-to-0 transition. The maximum sink current is specified as  $I_{TL}$  under the D.C.

Specifications. When the input goes below approximately 2 V, T3 turns off to save  $I_{CC}$  current. Note, when returning to a logical 1, T2 is the only internal pullup that is on. This will result in a slow rise time if the user's circuit does not force the input line high.

## PIN DESCRIPTIONS

### $V_{CC}$

Supply voltage during normal, Idle, and Power Down operation.

### Port 0

Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's. Port 0 also outputs the code bytes during program verification in the 80C52. External pullups are required during program verification. Port 0 can sink eight LS TTL inputs.

### Port 1

Port 1 is an 8-bit bi-directional I/O port with internal pullups. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{IL}$ , on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address byte during program verification. In the 80C52, Port 1 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

### Port 2

Port 2 is an 8-bit bi-directional I/O port with internal pullups. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ( $I_{IL}$ , on the data sheet) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses ( $MOVX @DPTR$ ). In this application, it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses ( $MOVX @Ri$ ), Port 2 emits the contents of the P2 Special Function Register.

It also receives the high-order address bits and control signals during program verification in the 80C52. Port 2 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.




Figure 6 : I/O Buffers in the 80C52 (Ports 1, 2, 3).

### Port 3

Port 3 is an 8-bit bi-directional I/O port with internal pullups. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the pullups. It also serves the function of various special features of the MHS 51 Family, as listed below.

| Port Pin | Alternate Function                     |
|----------|--|
| P3.0     | RXD (serial input port)                |
| P3.1     | TXD (serial output port)               |
| P3.2     | INT0 (external interrupt 0)            |
| P3.3     | INT1 (external interrupt 1)            |
| P3.4     | T0 (Timer 0 external input)            |
| P3.5     | T1 (Timer 1 external input)            |
| P3.6     | WR (external Data Memory write strobe) |
| P3.7     | RD (external Data Memory read strobe)  |

Port 3 can sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.

### RST

A high level on this for two machine cycles while the oscillator is running resets the device. An internal pull-down resistor permits Power-On reset using only a capacitor connected to Vcc.

### ALE

Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data memory access at which time on ALE pulse is skipped. ALE can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

### PSEN

Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches from internal Program Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup.

### EA

When EA is held high, the CPU executed out of internal Program Memory (unless the Program Counter exceeds 1FFFH). When EA is held low, the CPU executes only out of external Program Memory. EA must not be floated.

### XTAL1

Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used.

### XTAL2

Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. This pin should be floated when an external oscillator is used.

### OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in figure 7. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected as shown in figure 8. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.




Figure 7 : Crystal Oscillator.




Figure 8 : External Drive Configuration.

Timer 2 is a 16-bit timer/counter like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2 in the Special Function Register T2CON (Figure 1). It has three operating modes: "capture", "autoload" and "baud rate generator", which are selected by bits in T2CON as shown in

| RCLK +<br>TCLK | CP/RL2 | TR2 | MODE                |
|----------------|--------|-----|---------------------|
| 0              | 0      | 1   | 16-bit auto-reload  |
| 0              | 1      | 1   | 16-bit capture      |
| 1              | X      | 1   | baud rate generator |
| X              | X      | 0   | (off)               |

Table 1.

ing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. (RCAP2L and RCAP2H are new Special Function Register in the 80C52 ). In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it does not only set TF2 but also causes the Timer 2 register to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2.

The diagram illustrates the internal logic of the TMR2 module for interrupt generation. It includes the following components and connections:

- OBC** (Output Compare Bit Control) is connected to a **÷ 12** divider, which then feeds into the **O/T2 = 0** and **C/T2 = 1** control logic.
- T2 PH** (Timer 2 Prescaler) provides input to the **O/T2 = 0** and **C/T2 = 1** logic.
- The **O/T2 = 0** and **C/T2 = 1** logic outputs to a **CONTROL** input of the **T2L2 (S-BITS)** and **T2H2 (S-BITS)** registers.
- The **T2L2** and **T2H2** registers are connected to the **RCAP2L** and **RCAP2H** (Reload Capture) registers.
- The **RCAP2L** and **RCAP2H** registers are connected to the **TMR2** (Timer 2 Register).
- The **TMR2** register is connected to an **AND** gate.
- The **AND** gate has two inputs: one from the **TMR2** register and another from the **T2EX2** (Transition Detector) output.
- The output of the **AND** gate is connected to the **TMR2 INTERRUPT** output.
- The **T2EX2** output is also connected to the **CONTROL** input of the **T2L2** and **T2H2** registers.

6

| (MSB) |      |      |      | (LSB) |     |                     |                       |
|-------|------|------|------|-------|-----|---------------------|-----------------------|
| TF2   | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/ $\overline{T}$ 2 | CP/ $\overline{RL}$ 2 |

The baud rate generator mode is selected by :  
RCLK = 1 and/or TCLK = 1.

| Symbol                | Position | Name and Significance  |
|-----------------------|----------|--|
| TF2                   | T2CON.7  | Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 OR TCLK = 1.   |
| EXF2                  | T2CON.6  | Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. |
| RCLK                  | T2CON.5  | Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.   |
| TCLK                  | T2CON.4  | Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.   |
| EXEN2                 | T2CON.3  | Timer 2 external enable flag. When set, allows capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.                                 |
| TR2                   | T2CON.2  | Start/stop control for Timer 2. A logic 1 starts the timer.  |
| C/ $\overline{T}$ 2   | T2CON.1  | Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12)<br>1 = External event counter (falling edge triggered).   |
| CP/ $\overline{RL}$ 2 | T2CON.0  | Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto reloads will occur either with Timer 2   |

T2CON : Timer/Counter 2 Control Register.



## ELECTRICAL CHARACTERISTICS

## \* NOTICE

## ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias :

C = commercial ..... 0°C to 70°C

I = industrial ..... - 40°C to +85°C

Storage Temperature ..... - 65°C to + 150°C

Voltage on V<sub>CC</sub> to V<sub>SS</sub> ..... - 0.5 V to + 7 VVoltage on Any Pin to V<sub>SS</sub> ..... - 0.5 V to V<sub>CC</sub> + 0.5 V

Power Dissipation ..... 1 W\*\*

\*\* This value is based on the maximum allowable die temperature and the thermal resistance of the package.


Stresses at or above those listed under " Absolute Maximum Ratings " may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

## DC CHARACTERISTICS


T<sub>A</sub> = - 40°C to 85°C ; V<sub>SS</sub> = 0 V ; V<sub>CC</sub> = 5 V ± 10 % ; F = 0 to 16 MHz

| SYMBOL           | PARAMETER   | MIN                          | MAX                          | UNIT | TEST CONDITIONS  |
|------------------|---|------------------------------|------------------------------|------|--|
| V <sub>IL</sub>  | Input Low Voltage   | - 0.5                        | 0.2 V <sub>CC</sub><br>- 0.1 | V    |  |
| V <sub>IH</sub>  | Input High Voltage<br>(Except XTAL and RST)                     | 0.2 V <sub>CC</sub><br>+ 0.9 | V <sub>CC</sub> + 0.5        | V    |  |
| V <sub>IH1</sub> | Input High Voltage<br>(RST and XTAL1)                           | 0.7 V <sub>CC</sub>          | V <sub>CC</sub> + 0.5        | V    |  |
| V <sub>OL</sub>  | Output Low Voltage (Port 1, 2, 3)                               |                              | 0.45                         | V    | I <sub>OL</sub> = 1.6 mA (note 3)                          |
| V <sub>OL1</sub> | Output Low Voltage Port 0, ALE, PSEN                            |                              | 0.45                         | V    | I <sub>OL</sub> = 3.2 mA (note 3)                          |
| V <sub>OH</sub>  | Output High Voltage Ports 1, 2, 3                               | 0.9 V <sub>CC</sub>          |                              | V    | I <sub>OH</sub> = - 10 µA                                  |
|                  |   | 0.75 V <sub>CC</sub>         |                              | V    | I <sub>OH</sub> = - 25 µA                                  |
|                  |   | 2.4                          |                              | V    | I <sub>OH</sub> = - 60 µA<br>V <sub>CC</sub> = 5 V ± 10 %  |
| V <sub>OH1</sub> | Output High Voltage<br>(Port 0 in External Bus Mode, ALE, PSEN) | 0.9 V <sub>CC</sub>          |                              | V    | I <sub>OH</sub> = - 80 µA                                  |
|                  |   | 0.75 V <sub>CC</sub>         |                              | V    | I <sub>OH</sub> = - 300 µA                                 |
|                  |   | 2.4                          |                              | V    | I <sub>OH</sub> = - 800 µA<br>V <sub>CC</sub> = 5 V ± 10 % |
| I <sub>IL</sub>  | Logical 0 Input Current Ports 1, 2, 3                           |                              | C - 50                       | µA   | V <sub>in</sub> = 0.45 V                                   |
|                  |   |                              | I - 60                       |      |  |
| I <sub>LI</sub>  | Input Leakage Current (Port 0, $\overline{EA}$ )                |                              | ± 10                         | µA   | 0.45 < V <sub>in</sub> < V <sub>CC</sub>                   |
| I <sub>TL</sub>  | Logical 1 to 0 Transition Current<br>(Ports 1, 2, 3)            |                              | - 650                        | µA   | V <sub>in</sub> = 2.0 V                                    |
| I <sub>PD</sub>  | Power Supply Current<br>(Power Down Mode)                       |                              | 50                           | µA   | V <sub>CC</sub> = 2.0 V to 6 V<br>(note 2)                 |
| RRST             | RST Pulldown Resistor   | 50                           | 150                          | kΩ   |  |
| C <sub>IO</sub>  | Capacitance of I/O Buffer                                       |                              | 10                           | pF   | f <sub>C</sub> = 1 MHz, T <sub>A</sub> = 25°C              |
| I <sub>CC</sub>  | Power Supply Current  |                              |                              |      | (notes 1, 2)   |
|                  | Active Mode 12 MHz  |                              | 22                           | mA   |  |
|                  | 16 MHz  |                              | 27                           | mA   |  |
|                  | 20 MHz  |                              | 32                           | mA   |  |
|                  | Idle Mode 12 MHz  |                              | 7                            | mA   |  |
|                  | 16 MHz  |                              | 9                            | mA   |  |
|                  | 20 MHz  |                              | 11                           | mA   |  |


Note 1 : See figures 9 through 12 for I<sub>CC</sub> test conditions.




**Figure 9 :** ICC vs. Frequency. Valid only within frequency specifications of the device under test.




**Figure 10 :** ICC Test Condition, Idle Mode. All other pins are disconnected.



**Figure 11 :** ICC Test Condition, Active Mode. All other pins are disconnected.



**Figure 12 :** ICC Test Condition, Power Down Mode. All other pins are disconnected.



**Figure 13 :** Clock Signal Waveform for ICC Tests in Active and Idle Modes. TCHL = TCHC = 5 ns.

**Note 2 :** ICC is measured with all output pins disconnected ; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V, VIH = VCC - .5 V ; XTAL2 N.C. ; EA = RST = Port 0 = VCC. ICC would be slightly higher if a crystal oscillator used.

Idle ICC is measured with all output pins disconnected ; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V, VIH = VCC - .5 V ; XTAL2 N.C. ; Port 0 = VCC ; EA = RST = VSS.

Power Down ICC is measured with all output pins disconnected ; EA = PORT 0 = VCC ; XTAL2 N.C. ; RST = VSS.

**Note 3 :** Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLS of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operations. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45 V may exceed 0.45 V with maxi VOL peak 0.6 V. A Schmitt Trigger use is not necessary.

#### EXTERNAL CLOCK DRIVE CHARACTERISTICS (XTAL 1)

| SYMBOL  | PARAMETER            | VARIABLE CLOCK<br>FREQ = 0 to 16 MHz |     | UNIT |
|---------|----------------------|--------------------------------------|-----|------|
|         |                      | MIN                                  | MAX |      |
| 1/TCLCL | Oscillator Frequency | 50                                   |     | ns   |
| TCHCX   | High Time            | 20                                   |     | ns   |
| TCLCX   | Low Time             | 20                                   |     | ns   |
| TCLCH   | Rise Time            |                                      | 20  | ns   |
| TCHCL   | Fall Time            |                                      | 20  | ns   |

#### A.C. CHARACTERISTICS

TA = - 40°C to 85°C ; VSS = 0 V ; VCC = 5 V  $\pm$  10 %

#### EXTERNAL PROGRAM MEMORY CHARACTERISTICS

| SYMBOL | PARAMETER                    | MIN       | MAX        | UNIT |
|--------|------------------------------|-----------|------------|------|
| TLHLL  | ALE Pulse Width              | 2TCLCL-40 |            | ns   |
| TAVLL  | Address Valid to ALE         | TCLCL-55  |            | ns   |
| TLLAX  | Address Hold After ALE       | TCLCL-35  |            | ns   |
| TLLIV  | ALE to Valid Instr in        |           | 4TCLCL-100 | ns   |
| TLLPL  | ALE to PSEN                  | TCLCL-40  |            | ns   |
| TPLPH  | PSEN Pulse Width             | 3TCLCL-45 |            | ns   |
| TPLIV  | PSEN to Valid Instr in       |           | 3TCLCL-105 | ns   |
| TPXIX  | Input Instr Hold After PSEN  | 0         |            | ns   |
| TPXIZ  | Input Instr Float After PSEN |           | TCLCL-25   | ns   |
| TPXAV  | PSEN to Address Valid        | TCLCL-8   |            | ns   |
| TAVIV  | Address to Valid Instr in    |           | 5TCLCL-105 | ns   |
| TPLAZ  | PSEN Low to Address Float    |           | 10         | ns   |

## EXTERNAL DATA MEMORY CHARACTERISTICS

| SYMBOL | PARAMETER   | MIN        | MAX        | UNIT |
|--------|---|------------|------------|------|
| TRLRH  | $\overline{RD}$ Pulse Width                         | 6TCLCL-100 |            | ns   |
| TWLWH  | $\overline{WR}$ Pulse Width                         | 6TCLCL-100 |            | ns   |
| TLLAX  | Data Address Hold After ALE                         | TCLCL-50   |            | ns   |
| TRLDV  | $\overline{RD}$ to Valid Data in                    |            | 5TCLCL-165 | ns   |
| TRHDX  | Data Hold After $\overline{RD}$                     | 0          |            | ns   |
| TRHDZ  | Data Float After $\overline{RD}$                    |            | 2TCLCL-70  | ns   |
| TLLDV  | ALE to Valid Data in                                |            | 8TCLCL-150 | ns   |
| TAVDV  | Address to Valid Data in                            |            | 9TCLCL-165 | ns   |
| TLLWL  | ALE to $\overline{WR}$ or $\overline{RD}$           | 3TCLCL-50  | 3TCLCL+50  | ns   |
| TAVWL  | Address to $\overline{WR}$ or $\overline{RD}$       | 4TCLCL-130 |            | ns   |
| TQVWX  | Data Valid to $\overline{WR}$ Transition            | TCLCL-60   |            | ns   |
| TQVWH  | Data Setup to $\overline{WR}$ High                  | 7TCLCL-150 |            | ns   |
| TWHQX  | Data Hold After $\overline{WR}$                     | TCLCL-50   |            | ns   |
| TRLAZ  | RD Low to Address Float                             |            | 0          | ns   |
| TWHLH  | $\overline{RD}$ or $\overline{WR}$ High to ALE High | TCLCL-40   | TCLCL+40   | ns   |

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias :

A = Automotive ..... - 40°C to +125°C  
 M = Military ..... - 55°C to + 125°C  
 Storage Temperature ..... - 65°C to + 150°C  
 Voltage on Any Pin to V<sub>SS</sub> ..... - 0.5 V to V<sub>CC</sub> + 0.5 V  
 Voltage on V<sub>CC</sub> to V<sub>SS</sub> ..... - 0.5 V to 6.5 V  
 Power Dissipation ..... 1 W

**\* NOTICE :**

*Stresses above those listed under " Absolute Maximum Ratings " may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**DC CHARACTERISTICS**T<sub>A</sub> = - 55°C to + 125°C ; V<sub>SS</sub> = 0 V ; V<sub>CC</sub> = 5 V ± 10 % ; F = 0 to 12 MHz

| SYMBOL           | PARAMETER  | MIN                          | MAX                          | UNIT | TEST CONDITIONS  |
|------------------|--|------------------------------|------------------------------|------|--|
| V <sub>IL</sub>  | Input Low Voltage  | - 0.5                        | 0.2 V <sub>CC</sub><br>- 0.1 | V    |  |
| V <sub>IH</sub>  | Input High Voltage (Except XTAL1, RST)                             | 0.2 V <sub>CC</sub><br>+ 0.9 | V <sub>CC</sub> + 0.5        | V    |  |
| V <sub>IH1</sub> | Input High Voltage (XTAL1, RST)                                    | 0.7 V <sub>CC</sub>          | V <sub>CC</sub> + 0.5        | V    |  |
| V <sub>OL</sub>  | Output Low Voltage (Ports 1, 2, 3)                                 |                              | 0.45                         | V    | I <sub>OL</sub> = 1.6 mA (note 2)                          |
| V <sub>OL1</sub> | Output Low Voltage (Port 0, ALE, PSEN)                             |                              | 0.45                         | V    | I <sub>OL</sub> = 3.2 mA (note 2)                          |
| V <sub>OH</sub>  | Output High Voltage (Ports 1, 2, 3)                                | 2.4                          |                              | V    | I <sub>OH</sub> = - 60 µA<br>V <sub>CC</sub> = 5 V ± 10 %  |
|                  |  | 0.75 V <sub>CC</sub>         |                              | V    | I <sub>OH</sub> = - 25 µA                                  |
|                  |  | 0.9 V <sub>CC</sub>          |                              | V    | I <sub>OH</sub> = - 10 µA                                  |
| V <sub>OH1</sub> | Output High Voltage<br>(Port 0 in External Bus Mode, ALE,<br>PSEN) | 2.4                          |                              | V    | I <sub>OH</sub> = - 800 µA<br>V <sub>CC</sub> = 5 V ± 10 % |
|                  |  | 0.75 V <sub>CC</sub>         |                              | V    | I <sub>OH</sub> = - 300 µA                                 |
|                  |  | 0.9 V <sub>CC</sub>          |                              | V    | I <sub>OH</sub> = - 80 µA                                  |
| I <sub>IL</sub>  | Logical 0 Input Current Ports 1, 2, 3                              |                              | - 75                         | µA   | V <sub>in</sub> = 0.45 V                                   |
| I <sub>TL</sub>  | Logical 1 to 0 Transition Current                                  |                              | - 750                        | µA   | V <sub>in</sub> = 2 V                                      |
| I <sub>LI</sub>  | Input Leakage Current (Port 0, $\overline{EA}$ )                   |                              | ± 10                         | µA   | 0.45 < V <sub>in</sub> < V <sub>CC</sub>                   |
| RRST             | Reset Pulldown Resistor  | 50                           | 150                          | kΩ   |  |
| C <sub>IO</sub>  | Pin Capacitance  |                              | 10                           | pF   | Test Freq = 1 MHz,<br>T <sub>A</sub> = 25°C                |
| I <sub>PD</sub>  | Power Down Current   |                              | 75                           | µA   | V <sub>CC</sub> = 2 to 5.5 V<br>(note 1)                   |
| I <sub>CC</sub>  | Power supply current<br>Active mode 12 MHz<br>Idle mode 12 MHz     |                              | 25                           | mA   | V <sub>CC</sub> = 5.5 V                                    |
|                  |  |                              | 10                           | mA   | V <sub>CC</sub> = 5.5 V                                    |

**Note 1 :** I<sub>CC</sub> is measured with all output pins disconnected ; XTAL1 driven with TCLCH, TCHCL = 5 ns, V<sub>IL</sub> = V<sub>SS</sub> + .5 V, V<sub>IH</sub> = V<sub>CC</sub> - .5 V ; XTAL2 N.C. ; EA = RST = Port 0 = V<sub>CC</sub>. I<sub>CC</sub> would be slightly higher if a crystal oscillator used.

Idle I<sub>CC</sub> is measured with all output pins disconnected ; XTAL1 driven with TCLCH, TCHCL = 5 ns, V<sub>IL</sub> = V<sub>SS</sub> + .5 V, V<sub>IH</sub> = V<sub>CC</sub> - .5 V ; XTAL2 N.C. ; Port 0 = V<sub>CC</sub> ; EA = RST = V<sub>SS</sub>.

Power Down I<sub>CC</sub> is measured with all output pins disconnected ; EA = PORT 0 = V<sub>CC</sub> ; XTAL2 N.C. ; RST = V<sub>SS</sub>.

**Note 2 :** Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLS of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operations. In the worst cases (capacitive loading 100 pF), the noise pulse on the ALE line may exceed 0.45 V may exceed 0.45 V with maxi VOL peak 0.6 V. A Schmitt Trigger use is not necessary.

**AC PARAMETERS :**

TA = -55°C to +125°C ; VSS = 0 V ; VCC = 5 V ± 10 %

(Load Capacitance for Port 0, ALE, and PSEN ≈ 100 pf ; Load Capacitance for All Other Outputs = 80 pf).

**EXTERNAL PROGRAM MEMORY CHARACTERISTICS**


FREQ = 12 MHz (MAX)

| SYMBOL | PARAMETER                    | MIN       | MAX        | UNIT |
|--------|------------------------------|-----------|------------|------|
| TLHLL  | ALE Pulse Width              | 2TCLCL-55 |            | ns   |
| TAVLL  | Address Valid to ALE         | TCLCL-70  |            | ns   |
| TLLAX  | Address Hold After ALE       | TCLCL-35  |            | ns   |
| TLLIV  | ALE to Valid Instr in        |           | 4TCLCL-115 | ns   |
| TLLPL  | ALE to PSEN                  | TCLCL-55  |            | ns   |
| TPLPH  | PSEN Pulse Width             | 3TCLCL-60 |            | ns   |
| TPLIV  | PSEN to Valid Instr in       |           | 3TCLCL-120 | ns   |
| TPXIX  | Input Instr Hold After PSEN  | 0         |            | ns   |
| TPXIZ  | Input Instr Float After PSEN |           | TCLCL-40   | ns   |
| TPXAV  | PSEN to Address Valid        | TCLCL-8   |            | ns   |
| TAVIV  | Address to Valid Instr in    |           | 5TCLCL-120 | ns   |
| TPLAZ  | PSEN Low to Address Float    |           | 25         | ns   |

**EXTERNAL DATA MEMORY CHARACTERISTICS**


| SYMBOL | PARAMETER                   | MIN        | MAX        | UNIT |
|--------|-----------------------------|------------|------------|------|
| TRLRH  | RD Pulse Width              | 6TCLCL-100 |            | ns   |
| TWLWH  | WR Pulse Width              | 6TCLCL-100 |            | ns   |
| TLLAX  | Data Address Hold After ALE | TCLCL-50   |            | ns   |
| TRLDV  | RD to Valid Data in         |            | 5TCLCL-185 | ns   |
| TRHDX  | Data Hold After RD          | 0          |            | ns   |
| TRHDZ  | Data Float After RD         |            | 2TCLCL-85  | ns   |
| TLLDV  | ALE to Valid in             |            | 8TCLCL-170 | ns   |
| TAVDV  | Address to Valid Data in    |            | 9TCLCL-185 | ns   |
| TLLWL  | ALE to WR or RD             | 3TCLCL-65  | 3TCLCL+65  | ns   |
| TAVWL  | Address to WR or RD         | 4TCLCL-145 |            | ns   |
| TQVWX  | Data Valid to WR Transition | TCLCL-75   |            | ns   |
| TQVWH  | Data Setup to WR High       | 7TCLCL-150 |            | ns   |
| TWHQX  | Data Hold After WR          | TCLCL-65   |            | ns   |
| TRLAZ  | RD Low to Address Float     |            | 0          | ns   |
| TWHLH  | RD or WR High to ALE High   | TCLCL-65   | TCLCL+65   | ns   |

## AC TIMING DIAGRAMS



6

## AC TESTING INPUT/OUTPUT, FLOAT WAVEFORMS



AC inputs during testing are driven at  $V_{CC} - 0.5$  for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at  $V_{IH}$  min for a logic "1" and  $V_{IL}$  max for a logic "0". For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change


## SERIAL PORT TIMING - SHIFT REGISTER MODE

## A.C. CHARACTERISTICS

TA = -40°C to 85°C ; VSS = 0 V ; VCC = 5 V ± 10 %

| SYMBOL | PARAMETER                                | MIN         | MAX         | UNIT |
|--------|--|-------------|-------------|------|
| TXLXL  | Serial Port Clock Time                   | 12TCLCL     |             | μs   |
| TQVXH  | Output Data Setup to Clock Rising Edge   | 10TCLCL-133 |             | ns   |
| TXHQX  | Output Data Hold After Clock Rising Edge | 2TCLCL-117  |             | ns   |
| TXHDX  | Input Data Hold After Clock Rising Edge  | 0           |             | ns   |
| TXHDV  | Clock Rising Edge to Input Data Valid    |             | 10TCLCL-133 | ns   |

## SHIFT REGISTER TIMING WAVEFORMS



6

## EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A : Address.  
 C : Clock.  
 D : Input data.  
 H : Logic level HIGH.  
 I : Instruction (program memory contents).  
 L : Logic level LOW, or ALE.  
 P : PSEN.


## Example :

TAVLL = Time for Address Valid to ALE low.  
 TLLPL = Time for ALE low to PSEN low.

Q : Output data.  
 R : READ signal.  
 T : Time.  
 V : Valid.  
 W : WRITE signal.  
 X : No longer a valid logic level.  
 Z : Float.



## CLOCK WAVEFORMS



6

This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though ( $T_A = 25^\circ\text{C}$  fully loaded) RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

| ARITHMETIC OPERATIONS |               |  | BYTE | CYC |
|-----------------------|---------------|--|------|-----|
| MNEMONIC              |               | DESCRIPTION                              |      |     |
| ADD                   | A, Rn         | Add register to Accumulator              | 1    | 1   |
| ADD                   | A, direct     | Add direct byte to Accumulator           | 2    | 1   |
| ADD                   | A, @Ri        | Add indirect RAM to Accumulator          | 1    | 1   |
| ADD                   | A, #data      | Add immediate data to Accumulator        | 2    | 1   |
| ADDC                  | A, Rn         | Add register to Accumulator with Carry   | 1    | 1   |
| ADDC                  | A, direct     | Add direct byte to A with Carry flag     | 2    | 1   |
| ADDC                  | A, @Ri        | Add indirect RAM to A with Carry flag    | 1    | 1   |
| ADDC                  | A, #data      | Add immediate data to A with Carry flag  | 2    | 1   |
| SUBB                  | A, Rn         | Subtract register from A with Borrow     | 1    | 1   |
| SUBB                  | A, direct     | Subtract direct byte from A with Borrow  | 2    | 1   |
| SUBB                  | A, @Ri        | Subtract indirect RAM from A with Borrow | 1    | 1   |
| SUBB                  | A, #data      | Subtract immed. data from A with Borrow  | 2    | 1   |
| INC                   | A             | Increment Accumulator                    | 1    | 1   |
| INC                   | Rn            | Increment register                       | 1    | 1   |
| INC                   | direct        | Increment direct byte                    | 2    | 1   |
| INC                   | @Ri           | Increment indirect RAM                   | 1    | 1   |
| INC                   | DPTR          | Increment Data Pointer                   | 1    | 2   |
| DEC                   | A             | Decrement Accumulator                    | 1    | 1   |
| DEC                   | Rn            | Decrement register                       | 1    | 1   |
| DEC                   | direct        | Decrement direct byte                    | 2    | 1   |
| DEC                   | @Ri           | Decrement indirect RAM                   | 1    | 1   |
| MUL                   | AB            | Multiply A & B                           | 1    | 4   |
| DIV                   | AB            | Divide A by B                            | 1    | 4   |
| DA                    | A             | Decimal Adjust Accumulator               | 1    | 1   |
| LOGICAL OPERATIONS    |               |  | BYTE | CYC |
| MNEMONIC              |               | DESTINATION                              |      |     |
| ANL                   | A, Rn         | AND register to Accumulator              | 1    | 1   |
| ANL                   | A, direct     | AND direct byte to Accumulator           | 2    | 1   |
| ANL                   | A, @Ri        | AND indirect RAM to Accumulator          | 1    | 1   |
| ANL                   | A, #data      | AND immediate data to Accumulator        | 2    | 1   |
| ANL                   | direct, A     | AND Accumulator to direct byte           | 2    | 1   |
| ANL                   | direct, #data | AND immediate data to direct byte        | 3    | 2   |
| ORL                   | A, Rn         | OR register to Accumulator               | 1    | 1   |
| ORL                   | A, direct     | OR direct byte to Accumulator            | 2    | 1   |
| ORL                   | A, @Ri        | OR indirect RAM to Accumulator           | 1    | 1   |
| ORL                   | A, #data      | OR immediate data to Accumulator         | 2    | 1   |
| ORL                   | direct, A     | OR Accumulator to direct byte            | 2    | 1   |
| ORL                   | direct, #data | OR immediate data to direct byte         | 3    | 2   |
| XRL                   | A, Rn         | Exclusive-OR register to Accumulator     | 1    | 1   |
| XRL                   | A, direct     | Exclusive-OR direct byte to Accumulator  | 2    | 1   |
| XRL                   | A, @Ri        | Exclusive-OR indirect RAM to A           | 1    | 1   |
| XRL                   | A, #data      | Exclusive-OR immediate data to A         | 2    | 1   |
| XRL                   | direct, A     | Exclusive-OR Accumulator to direct byte  | 2    | 1   |
| XRL                   | direct, #data | Exclusive-OR immediate data to direct    | 3    | 2   |
| CLR                   | A             | Clear Accumulator                        | 1    | 1   |
| CPL                   | A             | Complement Accumulator                   | 1    | 1   |
| RL                    | A             | Rotate Accumulator Left                  | 1    | 1   |
| RLC                   | A             | Rotate A Left through the Carry flag     | 1    | 1   |
| RR                    | A             | Rotate Accumulator Right                 | 1    | 1   |
| RRC                   | A             | Rotate A Right through Carry flag        | 1    | 1   |
| SWAP                  | A             | Swap nibbles within the Accumulator      | 1    | 1   |

Table 1 : MHS - 51 Instruction Set Description.

| DATA TRANSFER                 |                | DESCRIPTION                              | BYTE | CYC |
|-------------------------------|----------------|--|------|-----|
| MNEMONIC                      |                |  |      |     |
| MOV                           | A, Rn          | Move register to Accumulator             | 1    | 1   |
| MOV                           | A, direct      | Move direct byte to Accumulator          | 2    | 1   |
| MOV                           | A, @Ri         | Move indirect RAM to Accumulator         | 1    | 1   |
| MOV                           | A, #data       | Move immediate data to Accumulator       | 2    | 1   |
| MOV                           | Rn, A          | Move Accumulator to register             | 1    | 1   |
| MOV                           | Rn, direct     | Move direct byte to register             | 2    | 2   |
| MOV                           | Rn, #data      | Move immediate data to register          | 2    | 1   |
| MOV                           | direct, A      | Move Accumulator to direct byte          | 2    | 1   |
| MOV                           | direct, Rn     | Move register to direct byte             | 2    | 2   |
| MOV                           | direct, direct | Move direct byte to direct               | 3    | 2   |
| MOV                           | direct, @Ri    | Move indirect RAM to direct byte         | 2    | 2   |
| MOV                           | direct, #data  | Move immediate data to direct byte       | 3    | 2   |
| MOV                           | @Ri, A         | Move Accumulator to indirect RAM         | 1    | 1   |
| MOV                           | @Ri, direct    | Move direct byte to indirect RAM         | 2    | 2   |
| MOV                           | @Ri, #data     | Move immediate data to indirect RAM      | 2    | 1   |
| MOV                           | DPTR, #data 16 | Load Data Pointer with a 16-bit constant | 3    | 2   |
| MOVC                          | A, @A + DPTR   | Move Code byte relative to DPTR to A     | 1    | 2   |
| MOVC                          | A, @A + PC     | Move Code byte relative to PC to A       | 1    | 2   |
| MOVB                          | A, @Ri         | Move External RAM (8-bit addr) to A      | 1    | 2   |
| MOVB                          | A, @DPTR       | Move External RAM (16-bit addr) to A     | 1    | 2   |
| MOVB                          | @Ri, A         | Move A to External RAM (8-bit addr)      | 1    | 2   |
| MOVB                          | @DPTR, A       | Move A to External RAM (16-bit addr)     | 1    | 2   |
| PUSH                          | direct         | Push direct byte onto stack              | 2    | 2   |
| POP                           | direct         | Pop direct byte from stack               | 2    | 2   |
| XCH                           | A, Rn          | Exchange register with Accumulator       | 1    | 1   |
| XCH                           | A, direct      | Exchange direct byte with Accumulator    | 2    | 1   |
| XCH                           | A, @Ri         | Exchange indirect RAM with A             | 1    | 1   |
| XCHD                          | A, @Ri         | Exchange low-order nibble ind RAM with A | 1    | 1   |
| BOOLEAN VARIABLE MANIPULATION |                | DESCRIPTION                              | BYTE | CYC |
| MNEMONIC                      |                |  |      |     |
| CLR                           | C              | Clear Carry flag                         | 1    | 1   |
| CLR                           | bit            | Clear direct bit                         | 2    | 1   |
| SETB                          | C              | Set Carry flag                           | 1    | 1   |
| SETB                          | bit            | Set direct Bit                           | 2    | 1   |
| CPL                           | C              | Complement Carry flag                    | 1    | 1   |
| CPL                           | bit            | Complement direct bit                    | 2    | 1   |
| ANL                           | C,bit          | AND direct bit to Carry flag             | 2    | 2   |
| ANL                           | C,/bit         | AND complement of direct bit to Carry    | 2    | 2   |
| ORL                           | C,bit          | OR direct bit to Carry flag              | 2    | 2   |
| ORL                           | C,/bit         | OR complement of direct bit to Carry     | 2    | 2   |
| MOV                           | C,bit          | Move direct bit to Carry flag            | 2    | 1   |
| MOV                           | bit, C         | Move Carry flag to direct bit            | 2    | 2   |
| PROGRAM AND MACHINE CONTROL   |                | DESCRIPTION                              | BYTE | CYC |
| MNEMONIC                      |                |  |      |     |
| ACALL                         | addr 11        | Absolute Subroutine Call                 | 2    | 2   |
| LCALL                         | addr 16        | Long Subroutine Call                     | 3    | 2   |
| RET                           |                | Return from subroutine                   | 1    | 2   |
| RETI                          |                | Return from interrupt                    | 1    | 2   |
| AJMP                          | addr 11        | Absolute Jump                            | 2    | 2   |
| LJMP                          | addr 16        | Long Jump                                | 3    | 2   |
| SJMP                          | rel            | Short Jump (relative addr)               | 2    | 2   |
| JMP                           | @A + DPTR      | Jump indirect relative to the DPTR       | 1    | 2   |
| JZ                            | rel            | Jump if Accumulator is Zero              | 2    | 2   |
| JNZ                           | rel            | Jump if Accumulator is Not Zero          | 2    | 2   |
| JC                            | rel            | Jump if Carry flag is set                | 2    | 2   |
| JNC                           | rel            | Jump if No Carry flag                    | 2    | 2   |

Table 1. (Cont.)

| PROGRAM AND MACHINE CONTROL (cont.) |                 |  |      |     |
|-------------------------------------|-----------------|--|------|-----|
| MNEMONIC                            |                 | DESCRIPTION                              | BYTE | CYC |
| JB                                  | bit, rel        | Jump if direct Bit set                   | 3    | 2   |
| JNB                                 | bit, rel        | Jump if direct Bit Not set               | 3    | 2   |
| JBC                                 | bit, rel        | Jump if direct Bit is set & Clear bit    | 3    | 2   |
| CJNE                                | A, direct, rel  | Compare direct to A & Jump if Not Equal  | 3    | 2   |
| CJNE                                | A, #data, rel   | Comp. immed. to A & Jump if Not Equal    | 3    | 2   |
| CJNE                                | Rn, #data, rel  | Comp. immed. to reg & Jump if Not Equal  | 3    | 2   |
| CJNE                                | @Ri, #data, rel | Comp. immed. to ind. & Jump if Not Equal | 3    | 2   |
| DJNZ                                | Rn, rel         | Decrement register & Jump if Not Zero    | 2    | 2   |
| DJNZ                                | direct, rel     | Decrement direct & Jump if Not Zero      | 3    | 2   |
| NOP                                 |                 | No operation                             | 1    | 1   |

Table 1. (Cont.)

**Notes on data addressing modes :**

- Rn – Working register R0-R7
- direct – 128 internal RAM locations, any I/O port, control or status register
- @Ri – Indirect internal RAM location addressed by register R0 or R1
- #data – 8-bit constant included in instruction
- #data 16 – 16-bit constant included as bytes 2 & 3 of instruction
- bit – 128 software flags, any I/O pin, control or status bit

**Notes on program addressing modes :**

- addr 16 – Destination address for LCALL & LJMP may be anywhere within the 64-k program memory address space
- Addr 11 – Destination address for ACALL & AJMP will be within the same 2-k page of program memory as the first byte of the following instruction
- rel – SJMP and all conditional jumps include an 8-bit offset byte. Range is + 127 – 128 bytes relative to the first byte of the following instruction.

All mnemonics copyrighted © Intel Corporation 1979

| HEX<br>CODE | NUMB.<br>OF<br>BYTES | MNEM. | OPERANDS            | HEX<br>CODE | NUMB.<br>OF<br>BYTES | MNEM. | OPERANDS         |
|-------------|----------------------|-------|---------------------|-------------|----------------------|-------|------------------|
| 00          | 1                    | NOP   |                     | 33          | 1                    | RLC   | A                |
| 01          | 2                    | AJMP  | code addr           | 34          | 2                    | ADDC  | A, #data         |
| 02          | 3                    | LJMP  | code addr           | 35          | 2                    | ADDC  | A, data addr     |
| 03          | 1                    | RR    | A                   | 36          | 1                    | ADDC  | A, @R0           |
| 04          | 1                    | INC   | A                   | 37          | 1                    | ADDC  | A, @R1           |
| 05          | 2                    | INC   | data addr           | 38          | 1                    | ADDC  | A, R0            |
| 06          | 1                    | INC   | @R0                 | 39          | 1                    | ADDC  | A, R1            |
| 07          | 1                    | INC   | @R1                 | 3A          | 1                    | ADDC  | A, R2            |
| 08          | 1                    | INC   | R0                  | 3B          | 1                    | ADDC  | A, R3            |
| 09          | 1                    | INC   | R1                  | 3C          | 1                    | ADDC  | A, R4            |
| 0A          | 1                    | INC   | R2                  | 3D          | 1                    | ADDC  | A, R5            |
| 0B          | 1                    | INC   | R3                  | 3E          | 1                    | ADDC  | A, R6            |
| 0C          | 1                    | INC   | R4                  | 3F          | 1                    | ADDC  | A, R7            |
| 0D          | 1                    | INC   | R5                  | 40          | 2                    | JC    | code addr        |
| 0E          | 1                    | INC   | R6                  | 41          | 2                    | AJMP  | code addr        |
| 0F          | 1                    | INC   | R7                  | 42          | 2                    | ORL   | data addr, A     |
| 10          | 3                    | JBC   | bit addr, code addr | 43          | 3                    | ORL   | data addr, #data |
| 11          | 2                    | ACALL | code addr           | 44          | 2                    | ORL   | A, #data         |
| 12          | 3                    | LCALL | code addr           | 45          | 2                    | ORL   | A, data addr     |
| 13          | 1                    | RRC   | A                   | 46          | 1                    | ORL   | A, @R0           |
| 14          | 1                    | DEC   | A                   | 47          | 1                    | ORL   | A, @R1           |
| 15          | 2                    | DEC   | data addr           | 48          | 1                    | ORL   | A, R0            |
| 16          | 1                    | DEC   | @R0                 | 49          | 1                    | ORL   | A, R1            |
| 17          | 1                    | DEC   | @R1                 | 4A          | 1                    | ORL   | A, R2            |
| 18          | 1                    | DEC   | R0                  | 4B          | 1                    | ORL   | A, R3            |
| 19          | 1                    | DEC   | R1                  | 4C          | 1                    | ORL   | A, R4            |
| 1A          | 1                    | DEC   | R2                  | 4D          | 1                    | ORL   | A, R5            |
| 1B          | 1                    | DEC   | R3                  | 4E          | 1                    | ORL   | A, R6            |
| 1C          | 1                    | DEC   | R4                  | 4F          | 1                    | ORL   | A, R7            |
| 1D          | 1                    | DEC   | R5                  | 50          | 2                    | JNC   | code addr        |
| 1E          | 1                    | DEC   | R6                  | 51          | 2                    | ACALL | code addr        |
| 1F          | 1                    | DEC   | R7                  | 52          | 2                    | ANL   | data addr, A     |
| 20          | 3                    | JB    | bit addr, code addr | 53          | 3                    | ANL   | data addr, #data |
| 21          | 2                    | AJMP  | code addr           | 54          | 2                    | ANL   | A, #data         |
| 22          | 1                    | RET   |                     | 55          | 2                    | ANL   | A, data addr     |
| 23          | 1                    | RL    | A                   | 56          | 1                    | ANL   | A, @R0           |
| 24          | 2                    | ADD   | A, data             | 57          | 1                    | ANL   | A, @R1           |
| 25          | 2                    | ADD   | A, data addr        | 58          | 1                    | ANL   | A, R0            |
| 26          | 1                    | ADD   | A, @R0              | 59          | 1                    | ANL   | A, R1            |
| 27          | 1                    | ADD   | A, @R1              | 5A          | 1                    | ANL   | A, R2            |
| 28          | 1                    | ADD   | A, R0               | 5B          | 1                    | ANL   | A, R3            |
| 29          | 1                    | ADD   | A, R1               | 5C          | 1                    | ANL   | A, R4            |
| 2A          | 1                    | ADD   | A, R2               | 5D          | 1                    | ANL   | A, R5            |
| 2B          | 1                    | ADD   | A, R3               | 5E          | 1                    | ANL   | A, R6            |
| 2C          | 1                    | ADD   | A, R4               | 5F          | 1                    | ANL   | A, R7            |
| 2D          | 1                    | ADD   | A, R5               | 60          | 2                    | JZ    | code addr        |
| 2E          | 1                    | ADD   | A, R6               | 61          | 2                    | AJMP  | code addr        |
| 2F          | 1                    | ADD   | A, R7               | 62          | 2                    | XRL   | data addr A      |
| 30          | 3                    | JNB   | bit addr, code addr | 63          | 3                    | XRL   | data addr, #data |
| 31          | 2                    | ACALL | code addr           | 64          | 2                    | XRL   | A, #data         |
| 32          | 1                    | RETI  |                     | 65          | 2                    | XRL   | A, data addr     |

Table 2 : Instruction Opcodes in Hexadecimal Order.

| HEX<br>CODE | NUMB.<br>OF<br>BYTES | MNEM. | OPERANDS             |
|-------------|----------------------|-------|----------------------|
| 66          | 1                    | XRL   | A, @R0               |
| 67          | 1                    | XRL   | A, @R1               |
| 68          | 1                    | XRL   | A, R0                |
| 69          | 1                    | XRL   | A, R1                |
| 6A          | 1                    | XRL   | A, R2                |
| 6B          | 1                    | XRL   | A, R3                |
| 6C          | 1                    | XRL   | A, R4                |
| 6D          | 1                    | XRL   | A, R5                |
| 6E          | 1                    | XRL   | A, R6                |
| 6F          | 1                    | XRL   | A, R7                |
| 70          | 2                    | JNZ   | code addr            |
| 71          | 2                    | ACALL | code addr            |
| 72          | 2                    | ORL   | C, bit addr          |
| 73          | 1                    | JMP   | @A + DPTR            |
| 74          | 2                    | MOV   | A, #data             |
| 75          | 3                    | MOV   | data addr, #data     |
| 76          | 2                    | MOV   | @R0, #data           |
| 77          | 2                    | MOV   | @R1, #data           |
| 78          | 2                    | MOV   | R0, #data            |
| 79          | 2                    | MOV   | R1, #data            |
| 7A          | 2                    | MOV   | R2, #data            |
| 7B          | 2                    | MOV   | R3, #data            |
| 7C          | 2                    | MOV   | R4, #data            |
| 7D          | 2                    | MOV   | R5, #data            |
| 7E          | 2                    | MOV   | R6, #data            |
| 7F          | 2                    | MOV   | R7, #data            |
| 80          | 2                    | SJMP  | code addr            |
| 81          | 2                    | AJMP  | code addr            |
| 82          | 2                    | ANL   | C, bit addr          |
| 83          | 1                    | MOVC  | A, @A + PC           |
| 84          | 1                    | DIV   | AB                   |
| 85          | 3                    | MOV   | data addr, data addr |
| 86          | 2                    | MOV   | data addr, @R0       |
| 87          | 2                    | MOV   | data addr, @R1       |
| 88          | 2                    | MOV   | data addr, R0        |
| 89          | 2                    | MOV   | data addr, R1        |
| 8A          | 2                    | MOV   | data addr, R2        |
| 8B          | 2                    | MOV   | data addr, R3        |
| 8C          | 2                    | MOV   | data addr, R4        |
| 8D          | 2                    | MOV   | data addr, R5        |
| 8E          | 2                    | MOV   | data addr, R6        |
| 8F          | 2                    | MOV   | data addr, R7        |
| 90          | 3                    | MOV   | DPTR, #data          |
| 91          | 2                    | ACALL | code addr            |
| 92          | 2                    | MOV   | bit addr, C          |
| 93          | 1                    | MOVC  | A, @A + DPTR         |
| 94          | 2                    | SUBB  | A, #data             |
| 95          | 2                    | SUBB  | A, data addr         |
| 96          | 1                    | SUBB  | A, @R0               |
| 97          | 1                    | SUBB  | A, @R1               |
| 98          | 1                    | SUBB  | A, R0                |

| HEX<br>CODE | NUMB.<br>OF<br>BYTES | MNEM.    | OPERANDS                |
|-------------|----------------------|----------|-------------------------|
| 99          | 1                    | SUBB     | A, R1                   |
| 9A          | 1                    | SUBB     | A, R2                   |
| 9B          | 1                    | SUBB     | A, R3                   |
| 9C          | 1                    | SUBB     | A, R4                   |
| 9D          | 1                    | SUBB     | A, R5                   |
| 9E          | 1                    | SUBB     | A, R6                   |
| 9F          | 1                    | SUBB     | A, R7                   |
| A0          | 2                    | ORL      | C, bit addr             |
| A1          | 2                    | AJMP     | code addr               |
| A2          | 2                    | MOV      | C, bit addr             |
| A3          | 1                    | INC      | DPTR                    |
| A4          | 1                    | MUL      | AB                      |
| A5          |                      | reserved |                         |
| A6          | 2                    | MOV      | @R0, data addr          |
| A7          | 2                    | MOV      | @R1, data addr          |
| A8          | 2                    | MOV      | R0, data addr           |
| A9          | 2                    | MOV      | R1, data addr           |
| AA          | 2                    | MOV      | R2, data addr           |
| AB          | 2                    | MOV      | R3, data addr           |
| AC          | 2                    | MOV      | R4, data addr           |
| AD          | 2                    | MOV      | R5, data addr           |
| AE          | 2                    | MOV      | R6, data addr           |
| AF          | 2                    | MOV      | R7, data addr           |
| B0          | 2                    | ANL      | C, bit addr             |
| B1          | 2                    | ACALL    | code addr               |
| B2          | 2                    | CPL      | Bit addr                |
| B3          | 1                    | CPL      | C                       |
| B4          | 3                    | CJNE     | A, #data, code addr     |
| B5          | 3                    | CJNE     | A, data addr, code addr |
| B6          | 3                    | CJNE     | @R0, #data, code addr   |
| B7          | 3                    | CJNE     | @R1, #data, code addr   |
| B8          | 3                    | CJNE     | R0, #data, code addr    |
| B9          | 3                    | CJNE     | R1, #data, code addr    |
| BA          | 3                    | CJNE     | R2, #data, code addr    |
| BB          | 3                    | CJNE     | R3, #data, code addr    |
| BC          | 3                    | CJNE     | R4, #data, code addr    |
| BD          | 3                    | CJNE     | R5, #data, code addr    |
| BE          | 3                    | CJNE     | R6, #data, code addr    |
| BF          | 3                    | CJNE     | R7, #data, code addr    |
| C0          | 2                    | PUSH     | data addr               |
| C1          | 2                    | AJMP     | code addr               |
| C2          | 2                    | CLR      | bit addr                |
| C3          | 1                    | CLR      | C                       |
| C4          | 1                    | SWAP     | A                       |
| C5          | 2                    | XCH      | A, data addr            |
| C6          | 1                    | XCH      | A, @R0                  |
| C7          | 1                    | XCH      | A, @R1                  |
| C8          | 1                    | XCH      | A, R0                   |
| C9          | 1                    | XCH      | A, R1                   |
| CA          | 1                    | XCH      | A, R2                   |
| CB          | 1                    | XCH      | A, R3                   |

Table 2. (Cont.)

| HEX CODE | NUMB. OF BYTES | MNEM. | OPERANDS             | HEX CODE | NUMB. OF BYTES | MNEM. | OPERANDS     |
|----------|----------------|-------|----------------------|----------|----------------|-------|--------------|
| CC       | 1              | XCH   | A, R4                | E6       | 1              | MOV   | A, @R0       |
| CD       | 1              | XCH   | A, R5                | E7       | 1              | MOV   | A, @R1       |
| CE       | 1              | XCH   | A, R6                | E8       | 1              | MOV   | A, R0        |
| CF       | 1              | XCH   | A, R7                | E9       | 1              | MOV   | A, R1        |
| D0       | 2              | POP   | data addr            | EA       | 1              | MOV   | A, R2        |
| D1       | 2              | ACALL | code addr            | EB       | 1              | MOV   | A, R3        |
| D2       | 2              | SETB  | bit addr             | EC       | 1              | MOV   | A, R4        |
| D3       | 1              | SETB  | C                    | ED       | 1              | MOV   | A, R5        |
| D4       | 1              | DA    | A                    | EE       | 1              | MOV   | A, R6        |
| D5       | 3              | DJNZ  | data addr, code addr | EF       | 1              | MOV   | A, R7        |
| D6       | 1              | XCHD  | A, @R0               | F0       | 1              | MOVX  | @DPTR, A     |
| D7       | 1              | XCHD  | A, @R1               | F1       | 2              | ACALL | code addr    |
| D8       | 2              | DJNZ  | R0, code addr        | F2       | 1              | MOVX  | @R0, A       |
| D9       | 2              | DJNZ  | R1, code addr        | F3       | 1              | MOVX  | @R1, A       |
| DA       | 2              | DJNZ  | R2, code addr        | F4       | 1              | CPL   | A            |
| DB       | 2              | DJNZ  | R3, code addr        | F5       | 2              | MOV   | data addr, A |
| DC       | 2              | DJNZ  | R4, code addr        | F6       | 1              | MOV   | @R0, A       |
| DD       | 2              | DJNZ  | R5, code addr        | F7       | 1              | MOV   | @R1, A       |
| DE       | 2              | DJNZ  | R6, code addr        | F8       | 1              | MOV   | R0, A        |
| DF       | 2              | DJNZ  | R7, code addr        | F9       | 1              | MOV   | R1, A        |
| E0       | 1              | MOVX  | A, @DPTR             | FA       | 1              | MOV   | R2, A        |
| E1       | 2              | AJMP  | code addr            | FB       | 1              | MOV   | R3, A        |
| E2       | 1              | MOVX  | A, @R0               | FC       | 1              | MOV   | R4, A        |
| E3       | 1              | MOVX  | A, @R1               | FD       | 1              | MOV   | R5, A        |
| E4       | 1              | CLR   | A                    | FE       | 1              | MOV   | R6, A        |
| E5       | 2              | MOV   | A, data addr         | FF       | 1              | MOV   | R7, A        |

Table 2. (Cont.)

