

K3N4C1000E-D(G)C

CMOS MASK ROM

8M-Bit (1Mx8 / 512Kx16) CMOS MASK ROM

FEATURES

- Switchable organization
1,048,576 x 8(byte mode)
524,288 x 16(word mode)
- Fast access time
100ns(Max.) : CL=50pF
120ns(Max.) : CL=100pF
- Supply voltage : single +5V
- Current consumption
Operating : 50mA(Max.)
Standby : 50μA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package
 - K3N4C1000E-DC : 42-DIP-600
 - K3N4C1000E-GC : 44-SOP-600

GENERAL DESCRIPTION

The K3N4C1000E-D(G)C is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 1,048,576 x 8(byte mode) or as 524,288 x 16(word mode) depending on BHE voltage level.(See mode selection table)


This device operates with a 5V single power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.


It is suitable for use in program memory of microprocessor, and data memory, character generator.

The K3N4C1000E-DC is packaged in a 42-DIP and the K3N4C1000E-GC in a 44-SOP.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



K3N4C1000E-DC

K3N4C1000E-GC

Pin Name	Pin Function
A0 - A18	Address Inputs
Q0 - Q14	Data Outputs
Q15 / A-1	Output 15(Word mode)/ LSB Address(Byte mode)
BHE	Word/Byte selection
CE	Chip Enable
OE	Output Enable
Vcc	Power (+5V)
Vss	Ground
N.C.	No Connection

K3N4C1000E-D(G)C

CMOS MASK ROM

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN	-0.3 to +7.0	V
Temperature Under Bias	TBIAS	-10 to +85	°C
Storage Temperature	TStg	-55 to +150	°C

NOTE : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(Voltage reference to Vss, TA=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Supply Voltage	Vss	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit
Operating Current	Icc	Cycle=5MHz, all outputs open CE=OE=VIL, VIN=0V to 3V (AC Test Condition)	-	50	mA
Standby Current(TTL)	ISB1	CE=VIH, all outputs open	-	1	mA
Standby Current(CMOS)	ISB2	CE=Vcc, all outputs open	-	50	μA
Input Leakage Current	ILI	VIN=0 to Vcc	-	10	μA
Output Leakage Current	ILO	VOUT=0 to Vcc	-	10	μA
Input High Voltage, All Inputs	VIH		2.2	Vcc+0.3	V
Input Low Voltage, All Inputs	VIL		-0.3	0.8	V
Output High Voltage Level	VOH	IOH = -400μA	2.4	-	V
Output Low Voltage Level	VOL	IOL = 2.1mA	-	0.4	V

NOTE : Minimum DC Voltage(Vil) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.

Maximum DC voltage on input pins(Vih) is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.

MODE SELECTION

CE	OE	BHE	Q15/A-1	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q0~Q15 : Dout	Active
		L	Input	Operating	Q0~Q7 : Dout Q8~Q14 : Hi-Z	Active

CAPACITANCE(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	COUT	VOUT=0V	-	12	pF
Input Capacitance	CIN	VIN=0V	-	12	pF

NOTE : Capacitance is periodically sampled and not 100% tested.



ELECTRONICS

K3N4C1000E-D(G)C

CMOS MASK ROM

AC CHARACTERISTICS($T_A=0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC}=5\text{V}\pm10\%$, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	10ns
Input and Output timing Levels	0.8V and 2.0V
Output Loads	1 TTL Gate and $CL=50\text{pF}$ or 100pF

READ CYCLE

Item	Symbol	K3N4C1000E-D(G)C10($CL=50\text{pF}$)		K3N4C1000E-D(G)C12($CL=100\text{pF}$)		K3N4C1000E-D(G)C15($CL=100\text{pF}$)		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		150		ns
Chip Enable Access Time	t _{ACE}		100		120		150	ns
Address Access Time	t _{AA}		100		120		150	ns
Output Enable Access Time	t _{OE}		50		60		70	ns
Output or Chip Disable to Output High-Z	t _{DF}		20		20		30	ns
Output Hold from Address Change	t _{OH}	0		0		0		ns

TIMING DIAGRAM

READ



NOTES :

*1. Byte Mode only. A₁ is Least Significant Bit Address.(BHE = V_{IL})

*2. Word Mode only.(BHE = V_{IH})

*3. t_{DF} is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V_{OH} or V_{OL} level.