8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89480/MB89480L Series

MB89485/485L/P485/P485L/PV480

■ DESCRIPTION

The MB89480 series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontroller contains a variety of peripheral functions such as 21-bit time-base timer, watch prescaler, PWC timer, PWM timer, 8/16-bit timer/counter, 6-bit PPG, LCD controller/driver, external interrupt 1 (edge), external interrupt 2 (level), 10-bit A/D converter, UART/SIO, buzzer, watchdog timer reset.

The MB89480 series is designed suitable for LCD remote controller as well as in a wide range of applications for consumer product.


*: F2MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- Package used QFP package and SH-DIP package for MB89P485/P485L, MB89485/485L MQFP package for MB89PV480
- · High-speed operating capability at low voltage
- Minimum execution time: 0.32 μs/12.5MHz

(Continued)

■ PACKAGE



(Continued)

• F²MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

· Six timers

PWC timer (also usable as a interval timer)

PWM timer

8/16-bit timer/counter x 2

21-bit timebase timer

watch prescaler

• Programmable pulse generator

6-bit PPG with program-selectable pulse width and period

External interrupts

Edge detection (Selectable edge): 4 channels

Low-level interrupt (Wake-up function): 8 channels

A/D converter (4 channels)

10-bit successive approximation type

• UART/SIO

Synchronous/asynchronous data transfer capable

LCD controller/driver

max. 31 segments output x 4 commons

booster for LCD driving (selected by mask option)

• Buzzer

7 frequency types are selectable by software

Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)

Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)

Watch mode (Everything except the watch prescaler stops to reduce the power comsumption to an extremely low level.)

Subclock mode

- Watch dog timer reset
- I/O ports: max. 42 channels

■ PRODUCT LINEUP

Part number Parameter	MB89485L	MB89485	MB89P485L	MB89P485	MB89PV480
Classification	Mass production products (mask ROM product)		ОТР		Piggy-back
ROM size	16K x 8-bit (internal ROM)		16K x 8-bit (internal PROM with read protection *2)		32K x 8-bit (external ROM)*1
RAM size		512 x		1K × 8 bits	

^{*1:} Use MBM27C256A as the external ROM.

^{*2 :} Read protection feature is selected by part number, detail please refer to MASK OPTIONS.

Part number	MB89485L	MB89485	MB89P485L	MB89P485	MB89PV480	
Parameter						
CPU functions	Number of instr Instruction bit le Instruction leng Data bit length: Minimum execu Minimum interru	ength: th:	me:	: 136 : 8 bits : 1 to 3 bytes : 1, 8, 16 bits : 0.32 μs/12.5 MHz : 2.88 μs/12.5 MHz		
Ports	I/O ports (CMO N-channel oper Output ports (N Input port Total		rain)	: 11 pi : 28 pi : 2 pin : 1 pin : 42 pi	ns s	
21-Bit Time-based timer	Interrupt period	(0.66ms, 2.6 ms	s, 21.0 ms, 335.5	ms) at 12.5 MH	z	
Watchdog timer	Reset period (1	67.8 ms to 335.5	5 ms) at 12.5 MH	Z		
Pulse width count timer	2 channels 8-bit one-shot timer operation (supports underflow output, operating clock period: 1, 4, 32 tinst external) 8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst external) 8-bit pulse width measurement operation (supports continuous measurement, H width, L widt rising edge to rising edge, falling edge to falling edge measurement and both edge measurement)					
PWM timer	8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 32 tinst, external) 8-bit resolution PWM operation					
6- Bit programmable pulse generator	Can generate s	quare pulse with	programmable p	period.		
8/16-Bit timer/ counter 11,12	Can be operated either as a 2-channel 8-bit timer/counter (Timer 11 and Timer 12, each with its own independent operating clock cycle), or as one 16-bit timer/counter In Timer 11 or 16-bit timer/counter operation, event counter operation (external clock-triggered) and square wave output capable					
8/16-Bit timer/ counter 21,22	own independe In Timer 21 or 1	nt operating cloc	ck cycle), or as or ter operation, eve	ne 16-bit timer/co	21 and Timer 22, each with its bunter ation (external clock-triggered)	
External interrupt	4 independent of 8 channels (low		able edge, interru	ipt vector, reque	st flag)	
A/D converter	10-bit resolution × 4 channels A/D conversion function (conversion time: 60 tinst) Supports repeated activation by internal clock.					
LCD controller/driver	Common output: Segment output: 31 (max.) (selected resistor ladder) 26 (max.) (selected booster) Bias power supply pins: 4 LCD display RAM size: 31 × 4 bits Dividing resistor/booster: selected by mask option					
UART/SIO	(Max. baud rate	Synchronous/asynchronous data transfer capable (Max. baud rate: 97.656 Kbps at 12.5 MHz) (7 and 8 bits with parity bit; 8 and 9 bits without parity bit)				
Buzzer output	7 frequency typ	es are selectable	e by software.			

Part number Parameter	MB89485L	MB89485	MB89P485L	MB89P485	MB89PV480		
Standby mode	Sleep mode, sto	Sleep mode, stop mode, watch mode, subclock mode.					
Process	CMOS						
Operating Voltage	2.2V ~ 3.6V	2.2V ~ 5.5V	2.7V ~ 3.6V	3.5V ~ 5.5V	2.7V ~ 5.5V		

Note: 1 tinst = one instruction cycle (execution time) which can be selected as 1/4, 1/8, 1/16, or 1/64 of main clock.

■ PACKAGE AND CORRESPONDING PRODUCTS

Device Package	MB89485/485L	MB89P485/P485L	MB89PV480
DIP-64P-M01	0	0	Х
FPT-64P-M09	0	0	X
MQP-64C-P01	Х	X	0

O : Availabe X : Not available

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• The stack area, etc., is set at the upper limit of the RAM.


2. Current Consumption


- For the MB89PV480, add the current consumed by the EPROM mounted in the piggy-back socket.
- When operating at low speed, the current consumed by the one-time PROM product is greater than that for the mask ROM product. However, the current consumption are roughly the same in sleep or stop mode.
- For more information, see "■ Electrical Characteristics."


3. Oscillation stabilization time after power-on reset

- For MB89PV480,MB89P485L and MB89485L, there is no power-on stabilization time after power-on reset.
- For MB89P485, there is power-on stabilization time after power-on reset.
- For MB89485, the power-on stabilization time can be selected.
- For more information, refer to "■ Mask Option".

■ PIN ASSIGNMENT







^{*1:} If booster is selected, EC2 and TO2 will be redirected to P03/INT23 and P04/INT24 respectively. Segment output of P17/SEG30/AN3 - P14/SEG27/AN0 will be disabled.

Pin assignment on package top

Pin No.	Pin Symbol	Pin No.	Pin Symbol	Pin No.	Pin Symbo I	Pin No.	Pin Symbol
65	N.C.	73	A2	81	N.C.	89	ŌĒ
66	V _{pp}	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	01	85	07	93	A8
70	A5	78	02	86	O8	94	A13
71	A4	79	О3	87	CE	95	A14
72	А3	80	Vss	88	A10	96	Vcc

N.C.: As connected internally, do not use.

^{*2:} Pin 24 is NC pin.

■ PIN DESCRIPTION

F	Pin Numbe	r		I/O Circuit	
SH-DIP*1	MQFP*2	QFP*3	Pin Name	Туре	Function
33	26	25	X0	Α	Connection pins for a crystal or other oscillator. An external clock can be connected to X0. In this case,
34	27	26	X1		leave X1 open.
29	22	21	X0A	A	Connection pins for a crystal or other oscillator. An external clock can be connected to X0A. In this case,
30	23	22	X1A		leave X1A open.
35	28	27	MODE	В	Input pins for setting the memory access mode. Connect directly to Vss.
36	29	28	RST	С	Reset I/O pin. The pin is a N-ch open-drain type with pull- up resistor and a hysteresis input. The pin outputs a "L" level when an internal reset request is present. Inputting an "L" level initializes internal circuits.
50 ~ 48	43 ~ 41	42 ~ 40	P00/INT20 ~ P02/INT22	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input.
47	40	39	P03/INT23	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and shared with 8/16-bit timer/counter 21, 22 input when booster is selected.
46	39	38	P04/INT24	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and shared with 8/16-bit timer/counter 21, 22 output when booster is selected.
45	38	37	P05/INT25/ PWC	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and PWC input.
44	37	36	P06/INT26/ PPG	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and 6-bit PPG output.
43	36	35	P07/INT27/ BUZ	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input and buzzer output.
25 ~ 28	18 ~ 21	17 ~ 20	P10/SEG23/ INT10 ~ P13/SEG26/ INT13	F/K	General-purpose N-ch Open-drain I/O port. A hysteresis input. The pin is shared with external interrupt 1 input and LCD segment output.
37 ~ 40	30 ~ 33	29 ~ 32	P14/SEG27/ AN0 ~ P17/SEG30/ AN3	G/K	General-purpose N-ch Open-drain I/O port. An analog input. The pin is shared with A/D converter input and LCD segment output. LCD segment output will be disabled when booster is selected.

^{*1:} DIP-64P-M01

^{*2:} MQP-64C-P01

^{*3:} FPT-64P-M09

(Continued)

F	Pin Number			I/O Circuit	
SH-DIP*1	MQFP*2	QFP*3	Pin Name	Type	Function
51	44	43	P20/PWM	Е	General-purpose CMOS I/O port. The pin is shared with PWM output.
52	45	44	P21/SCK	Е	General-purpose CMOS I/O port. The pin is shared with UART/SIO clock I/O.
53	46	45	P22/SO	E	General-purpose CMOS I/O port. The pin is shared with UART/SIO data output.
54	47	46	P23/SI	D	General-purpose CMOS I/O port. The pin is shared with UART/SIO data input.
55	48	47	P24/C1/TO2	Н	General-purpose CMOS I/O port. The pin is shared with 8/16-bit timer 21,22 output (It is redirected to P04/INT24 when booster is selected), and as a capacitor connecting pin when booster is selected.
56	49	48	P25/C0/EC2	F	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with 8/16-bit timer 21,22 input (It is redirected to P03/INT23 when booster is selected), and as a capacitor connecting pin when booster is selected.
58	51	50	P26/V1/TO1	Н	General-purpose CMOS I/O port. The pin is shared with 8/16-bit timer 11,12 output, and LCD power driving pin.
59	52	51	P27/V2/EC1	F	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with 8/16-bit timer 11,12 input, and LCD power driving pin.
62	55	54	P30/COM2	I/K	General-purpose N-ch Open-drain output port. The pin is shared with the LCD common output
61	54	53	P31/COM3	I/K	General-purpose N-ch Open-drain output port. The pin is shared with the LCD common output
9 ~ 16	2 ~ 9	1 ~ 8	P40/SEG8 ~ P47/SEG15	H/K	General-purpose N-ch Open-drain I/O port. The pin is shared with LCD segment output.
17 ~ 23	10 ~ 16	9 ~ 15	P50/SEG16 ~ P56/SEG22	H/K	General-purpose N-ch Open-drain I/O port. The pin is shared with LCD segment output.
24	17	16	P57	J	General-purpose CMOS input port.

^{*1:} DIP-64P-M01 *2: MQP-64C-P01

^{*3:} FPT-64P-M09

F	Pin Number		D'a Nama	I/O Circuit	E
SH-DIP*1	MQFP*2	QFP*3	Pin Name	Type	Function
2 ~ 8	59 ~ 64, 1	58 ~ 64	SEG1 ~ SEG7	К	LCD segment output only pins.
1, 63	58, 56	57, 55	COM0 ~ COM1	К	LCD common output only pins.
60	53	52	V3	_	LCD driving power supply pin.
57	50	49	V0/SEG0	—/K	LCD driving power supply pin when booster is selected. LCD segment output when booster is not selected.
31	24	23	С	_	Capacitor connection pin *4
64	57	56	Vcc	_	Power supply pin (+3V or +5V).
32	25	24	Vss	_	Power supply pin (GND).
41	34	33	AVcc	_	A/D converter power supply pin.
42	35	34	AVss	_	A/D converter power supply pin. Use at the same voltage level as Vss.

^{*1:} DIP-64P-M01

^{*2:} MQP-64C-P01

^{*3:} FPT-64P-M09

^{*4:} When MB89485/485L, MB89P485L or MB89PV480 is used, this pin will become a N.C. pin. When MB89P485 is used, connect this pin to an external 0.1uF capacitor to ground.


• External EPROM Socket (MB89PV480 only)

		•	100 01111)
Pin Numbe	Pin Name	I/O	Function
MQFP*1	INAIIIE		
95	A14		
94	A13		
67	A12		
91	A11		
88	A10		
92 93	A9 A8		
93 68	A8 A7	0	Address output pins.
69	A6	O	Address output piris.
70	A5		
71	A4		
72	А3		
73	A2		
74	A1		
75	A0		
86	08		
85	O7		
84	06		
83	O5	1	Data input pins.
82 79	O4 O3		
78	O2		
77	01		
65 76			
81	N.C.	_	Internally connected pins. Always leave open.
90			
66	V _{pp}	0	"H" level output pin.
80	Vss	0	Power supply pin (GND).
87	CE	0	Chip enable pin for the EPROM. Outputs "H" in standby mode.
89	ŌE	0	Output enable pin for the EPROM. Always outputs "L".
96	Vcc	0	Power supply pin for the EPROM.

^{*1:} MQP-64C-P01

■ I/O CIRCUIT TYPE

Circuit Class	Circuit	Remarks
А	X1 (X1A) Nch Pch X0 (X0A) Nch Pch Nch Pch Stop mode control signal	Main/Sub clock circuit
В	□	 Hysteresis input The pull-down resistor Approx. 50kΩ. (not available in MB89P485/ P485L)
С	R Pch Nch	 The pull-up resistance (P-channel) Approx. 50 kΩ. Hysteresis input
D	pull-up resistor register Pch Port port resources	 CMOS output CMOS input Hysteresis input Selectable pull-up resistor Approx. 50 kΩ
Е	pull-up resistor register Nch port	 CMOS output CMOS input Selectable pull-up resistor Approx. 50 kΩ



HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = Vcc and AVss = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset and wake-up from stop mode.

■ PROGRAMMING OTPROM IN MB89P485/P485L WITH SERIAL PROGRAMMER

1. Programming the OTPROM with serial programmer

All OTP products can be programmed with serial programmer

2. Programming the OTPROM

 To program the OTPROM using EPROM programmer AF200 (manufacturer: Yokogawa Digital Computer Corp.).

Inquiry: Yokogawa Digital Computer Corp.: TEL (81)-42-333-6224

• To program the OTPROM using FUJITSU MCU programmer MB91919-001.

Inquiry: Fujitsu Microelectronics Asia Pte Ltd.: TEL (65)-2810770

FAX (65)-2810220

3. Programming Adaptor for OTPROM

 To program the OTPROM using FUJITSU MCU programmer MB91919-001, use the programming adapter listed below.

Package	Compatible socker adaptor
DIP-64P-M01	MB91919-812
FPT-64P-M09	MB91919-813

Inquiry: Fujitsu Microelectronics Asia Pte Ltd.: TEL (65)-2810770

FAX (65)-2810220

4. OTPROM Content Protection

For product with OTPROM content protection feature (MB89P485-103, MB89P485-104), OTPROM content can be read using serial programmer if the OTPROM content protection mechanism is not activated.

One predefined area of the OTPROM (FFFCH) is assigned to be used for preventing the read access of OTPROM content. If the protection code "00H" is written in this address (FFFCH), the OTPROM content cannot be read by any serial programmer.

Note: The program written into the OTPROM cannot be verified once the OTPROM protection code is written ("00H" in FFFCH). It is advised to write the OTPROM protection code at last.

5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ PROGRAMMING OTPROM IN MB89P485/P485L WITH GENERAL PURPOSE EPROM PROGRAMMER

1. Programming OTPROM with general purpose EPROM programmer

Only products without protection feature (i.e. MB89P485/P485L-101 and MB89P485/P485L-102) can be programmed with general purpose EPROM programmer. Product with protection feature (i.e. MB89P485/P485L-103 and MB89P485/P485L-104) cannot be programmed with general purpose programmer.

2. ROM Writer Adapters and Recommended ROM Writers

The following shows ROM writer adapters and recommended ROM writers.


	Applicable adapter model	Recommended writer maker and writer	
Package name	Fujitsu Microelectronics	Minato electronics Co., Ltd.	
	Asia Pte Ltd.	MODEL1890A	
DIP-64P-M01	MB91919-604	Under evaluation	
FPT-64P-M09	MB91919-605	Under evaluation	

· Contact information

Minato electronics Co., Ltd.: Phone 045-591-5611

3. Memory Space

■ Memory Map of Piggyback/Evaluation Device



4. Writing data to the EPROM

- (1) Set the EPROM writer for the CU50-OTP (device code: T.B.D).
- (2) Load the program data to the EPROM writer.
- (3) Write data using the EPROM writer.

4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3986-0403

3. Memory Space


Memory space in each mode is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


■ Block Diagram



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89480 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89480 series is structured as illustrated below.



2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator.


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification


Extra pointer (EP): A 16-bit pointer for indicating a memory address

Stack pointer (SP): A 16-bit register for indicating a stack area


Program status (PS): A 16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l	1
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit resister for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB89480 series. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Register name	Register Description	Read/Write	Initial value
00н	PDR0	Port 0 data register	R/W	XXXXXXXXB
01н	DDR0	Port 0 data direction register	W*	0000000В
02н	PDR1	Port 1 data register	R/W	XXXXXXXX
03н	DDR1	Port 1 data direction register	W*	0000000В
04н	PDR2	Port 2 data register	R/W	0000000В
05н		(Reserved)		
06н	DDR2	Port 2 data direction register	R/W	0000000В
07н	SYCC	System clock control register	R/W	Х-1ММ100в
08н	STBC	Standby control register	R/W	00010XXXв
09н	WDTC	Watchdog timer control register	W*	0XXXX _B
ОАн	TBTC	Timebase timer control register	R/W	00000в
0Вн	WPCR	Watch prescaler control register	R/W	000000в
0Сн	PDR3	Port 3 data register	R/W	11в
0Дн		(Reserved)		
0Ен	RSFR	Reset flag register	R	ХХХХв
0F _H		(Reserved)		
10н	PDR4	Port 4 data register	R/W	11111111в
11н		(Reserved)		
12н	PDR5	Port 5 data register	R/W	Х1111111в
13н		(Reserved)		
14н to 1Fн		(Reserved)		
20н	SMC1	UART/SIO mode control register 1	R/W	0000000в
21н	SMC2	UART/SIO mode control register 2	R/W	0000000в
22н	SRC	UART/SIO rate control register	R/W	XXXXXXXX
23н	SSD	UART/SIO status/data register	R	00001в
24н	SIDR/SODR	UART/SIO data register	R/W	XXXXXXXX
25н	EIC1	External interrupt 1 control register 1	R/W	0000000в
26н	EIC2	External interrupt 1 control register 2	R/W	0000000в
27н	EIE2	External interrupt 2 enable register	R/W	0000000в
28н	EIF2	External interrupt 2 flag register	R/W	Ов
29н to 2Вн		(Reserved)		
2Сн	ADC1	A/D control register 1	R/W	-0000000в
2Dн	ADC2	A/D control register 2	R/W	-000001в
2Ен	ADDH	A/D data register (Upper byte)	R	XX _B
2Fн	ADDL	A/D data register (Lower byte)	R	XXXXXXXX
30н	ADEN	A/D input enable register	R/W	1111в
31н	PCR1	PWC control register 1	R/W	0-0000в
32н	PCR2	PWC control register 2	R/W	0000000В
33н	PLBR	PWC reload buffer register	R/W	XXXXXXXX

(Continued)

Address	Register name Register Description		Read/Write	Initial value				
34н	CNTR	PWM timer control register	R/W	0-00000В				
35н	COMR	PWM timer compare register	W*	XXXXXXXXB				
36н	T4CR	Timer 22 control register	R/W	000000Х0в				
37н	T3CR	Timer 21 control register	R/W	000000Х0в				
38н	T4DR	Timer 22 data register	R/W	XXXXXXXX				
39н	T3DR	Timer 21 data register	R/W	XXXXXXXX				
ЗАн	T2CR	Timer 12 control register	R/W	000000Х0в				
3Вн	T1CR	Timer 11 control register	R/W	000000Х0в				
3Сн	T2DR	Timer 12 data register	R/W	XXXXXXXX				
3Dн	T1DR	Timer 11 data register	R/W	XXXXXXXX				
3Ен	PPGC1	PPG control register 1	R/W	0000000в				
3Fн	PPGC2	PPG control register 2	R/W	0-000000в				
40н	BUZR	Buzzer control register	R/W	000в				
41 to 5Dн		(Reserved)						
5Ен	LCR1	LCD controller control register 1	R/W	00010000в				
5 Fн	LCR2	LCD controller control register 2	R/W	-000000В				
60 to 6Fн	VRAM	LCD data RAM	R/W	XXXXXXXX				
70н	PURC0	Port 0 pull up resistor control register	R/W	11111111в				
71н		(Reserved)						
72н	PURC2	Port 2 pull up resistor control register	R/W	1111в				
73 н to 76н		(Reserved)						
77н		(Reserved)						
78н		(Reserved)						
79н		(Reserved)						
7Ан		(Reserved)						
7Вн	ILR1	Interrupt level setting register 1	W*	11111111в				
7Сн	ILR2	Interrupt level setting register 2	W*	11111111в				
7Dн	ILR3	Interrupt level setting register 3	W*	11111111в				
7Ен	ILR4	Interrupt level setting register 4 W* 1111						
7 Fн		(Reserved)						

^{*} Bit manipulation instruction cannot be used.

Read/write access symbols

R/W: Readable and writable

R: Read-only W: Write-only

Initial value symbols

0: The initial value of this bit is "0".

1: The initial value of this bit is "1".

X: The initial value of this bit is undefined.

-: Unused bit.

M: The initial value of this bit is determined by mask option.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Devemeter	Cumbal	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc AVcc	Vss-0.3	Vss + 6.0	V	MB89PV480, MB89P485, MB89485 AVcc must not exceed Vcc
	Vcc AVcc	Vss-0.3	Vss + 4.0	V	MB89P485L, MB89485L AVcc must not exceed Vcc
LCD Power supply voltage	V0 to V3	Vss-0.3	Vss+ 6.0	V	
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P20 to P27, P30 to P31, P40 to P47, P50 to P56
"L" level maximum output current	loL	_	15	mA	
"L" level average output current	lolav		4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣloL		100	mA	
"L" level total average output current	∑Iolav		40	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон	_	-15	mA	
"H" level average output current	І онаv	_	-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон		-50	mA	
"H" level total average output current	ΣΙοнαν	_	-20	mA	Average value (operating current × operating rate)
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	- 55	+150	°C	

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded.

Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks			
raiailletei	Syllibol	Min.	Max.	Offic	Kemarks			
		2.2*	5.5	V	Operation assurance range	MB89485		
		3.5*	5.5	V	Operation assurance range	MB89P485		
	Vcc	2.7*	5.5	V	Operation assurance range	MB89PV480		
Power supply voltage	AVcc	1.5	5.5	V	Retains the RAM state in stop mode	MB89485, MB89P485, MB89PV480		
		2.2*	3.6	V	Operation assurance range	MB89485L,		
		1.5	3.6	V	Retains the RAM state in stop mode	MB89P485L		
LCD power supply voltage	V0 to V3	Vss	Vcc	V				
Operating temperature	TA	-40	+85	°C				

^{*:} These values depend on the operating conditions and the analog assurance range. See Figure 1,2 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Main Clock Operating Frequency (MB89P485/485)




Figure 2 Operating Voltage vs. Main Clock Operating Frequency (MB89P485L/485L)




Figure 3 Operating Voltage vs. Main Clock Operating Frequency (MB89PV480)

Figure 1,2 and 3 indicate the operating frequency of the external oscillator at an instruction cycle of 4/Fch.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

3. DC Characteristics

 $AVcc = Vcc = 5.0 \text{ V for MB89PV480}, MB89P485, MB89485}$ $AVcc = Vcc = 3.0 \text{ V for MB89P485L}, MB89485L}$

 $(AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Donometer	Compleal	Dire	Condition		Value		l lm!4	Domorko
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level	ViH	P00 ~ P07, P10 ~ P17, P20 ~ P27, P40 ~ P47, P50 ~ P57	_	0.7 Vcc	_	Vcc + 0.3	V	
	Vihs	RST, MODE, EC1, EC2, PWC, SCK, SI, INT10 ~ INT13, INT20 ~ INT27	_	0.8 Vcc	_	Vcc + 0.3	٧	
"L" level	VIL	P00 ~ P07, P10 ~ P17, P20 ~ P27, P40 ~ P47, P50 ~ P57	_	Vss - 0.3	_	0.3 Vcc	V	
input voltage	Vils	RST, MODE, EC1, EC2, PWC, SCK, SI, INT10 ~ INT13, INT20 ~ INT27	_	Vss - 0.3	_	0.2 Vcc	٧	
Open-drain output pin		P10 ~ P17, P24 ~ P27,				Vcc + 0.3		Product without booster
application voltage	V _D	P30 ~ P31, P40 ~ P47, P50 ~ P56	_	Vss - 0.3	_	V3	V	Product with booster
"H" level output voltage	Vон	P00 ~ P07, P20 ~ P23	lон = −2.0mA	4.0	_	_	V	MB89PV480 MB89P485 MB89485
output voltage		1 20 ~ 1 20		2.2	_	_	٧	MB89P485L MB89485L
"L" level output voltage	Vol	P00 ~ P07, P10 ~ P17, P20 ~ P27, P30 ~ P31, P40 ~ P47, P50 ~ P56, RST	IoL = 4.0 mA	_	_	0.4	V	
Input leakage current	lu	P00 ~ P07, P10 ~ P17, P20 ~ P27, P40 ~ P47, P50 ~ P57	0.45 V < Vı < Vc	-5	_	+5	μА	Without pull-up resister
Open-drain output leakage current	ILOD	P10 ~ P17, P24 ~ P27, P30 ~ P31, P40 ~ P47, P50 ~ P56	0.45 V < Vı < Vcc	-5	_	+5	μΑ	

(Continued)

D	0	Di-	O a madistica m		Value		11	D	
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks	
Pull-down resistance	Roown	MODE	Vı = Vcc	25	50	100	kΩ	Except MB89P485, MB89P485L	
Pull-up resistance	RPULL	P00 ~ P07, P20 ~ P23, RST	V _I = 0.0 V	25	50	100	kΩ	When pull-up resistor is selected (except RST)	
Common			V1 to V3 = +3.0 V					MB89P485L, MB89485L	
output impedance	Rvсом	COM0 to COM3	V1 to V3 = +5.0 V	_		2.5	kΩ	MB89PV480, MB89P485, MB89485	
Segment			V1 to V3 = +3.0 V						MB89P485L, MB89485L
output impedance	Rvseg	SEG0 to SEG30	V1 to V3 = +5.0 V	_	_	15	kΩ	MB89PV480, MB89P485, MB89485	
LCD divided resistance	RLCD	_	Between Vcc and Vss	300	500	750	kΩ		
LCD controller/ driver leakage current	ILCDL	V0 to V3, COM0 to COM3, SEG0 to SEG30	_	_	_	±1	μΑ		
Booster for	V _V 3	V3	V1 = 1.5V	4.3	4.5	4.7	V		
LCD driving output voltage	V _{V2}	V2	V1 = 1.5V	2.9	3.0	3.1	V		
Reference input voltage for LCD driving	V _{V1}	V1	I _{IN} = 0 μA	1.4	1.5	1.7	V	Products with booster only	
Reference voltage input impedance	RRIN	V1	_	8.5	9.8	11	kΩ		
Input capacitance	Cin	Other than Vcc,Vss,AVcc,AVss	f=1MHz	_	10	_	pF		

Danamatan	Cumb al	Pin	Condition		Value		Unit	Domostro
Parameter	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc1		F _{CH} = 12.5MHz t _{inst} = 0.32 μs Main clock run mode	_	8	13	mA	
	Icc2		FcH = 12.5MHz t _{inst} = 5.12 µs Main clock run mode	_	0.7	3	mA	
	Iccs ₁		FcH = 12.5MHz t _{inst} = 0.32 µs Main clock sleep mode		2.5	5	mA	
	Iccs2	Vcc	F _{CH} = 12.5MHz t _{inst} = 5.12 μs Main clock sleep mode	_	0.4	2	mA	
Power supply current	I CCL		FcL = 32.768kHz Subclock mode	_	50	85	μА	Except MB89P485
			Gubelook mode		54	91	μΑ	MB89P485
	Iccis		FcL = 32.768kHz Subclock sleep	_	15	30	μΑ	Except MB89P485
			mode	_	19	36	μΑ	MB89P485
			FcL = 32.768kHz • Watch mode	_	1.6	15	μΑ	Except MB89P485
	Ісст		 Main clock stop mode 	_	5.6	21	μΑ	MB89P485
I	Іссн		Ta=+25°C Subclock stop mode	_	3	10	μΑ	
	IA	AVcc	Ta=+25°C	_	4	6	mA	A/D converting
	Іан			_	1	5	μΑ	A/D stop

4. AC Characteristics

(1) Reset Timing


Vcc = 5.0 V for MB89PV480, MB89P485, MB89485 Vcc = 3.0 V for MB89P485L, MB89485L

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol Condition		Valu	ue	Unit	Remarks
Farameter	Syllibol	Condition	Min.	Max.	Oilit	Kemarks
RST "L" pulse width	t zlzh		48 theyl	_	ns	

Note: the scillation cycle (1/Fc) to input to the X0 pin.

The MCU operation is not guaranteed when the "L" pulse width is shorter than tzlzh.




(2) Power-on Reset

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
rarameter	Syllibol	Condition	Min.	Max.	Ollit	Kemarks	
Power supply rising time	t _R		_	50	ms		
Power supply cut-off time	toff	_	1	_	ms	Due to repeated operations	

Note: Make sure that power supply rises within the selected oscillation stabilization time.


Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




(3) Clock Timing

$$(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$$

Parameter	Symbol	Pin		Value		Unit	Remarks
raiailletei	Symbol	FIII	Min.	Тур.	Max.	Offic	Kemarks
Clock frequency	Fcн	X0, X1	1	_	12.5	MHz	
Clock frequency	FcL	X0A, X1A		32.768	_	kHz	
Clock cycle time	t HCYL	X0, X1	80	_	1000	ns	
Clock cycle time	tLCYL	X0A, X1A	_	30.5	_	μs	
Input clock pulse width	Pwh PwL	X0	20	_	_	ns	
input clock pulse width	P _{WHL} P _{WLL}	X0A	_	15.2	_	μs	External clock
Input clock rising/falling time	tcr tcr	X0, X0A	_	_	10	ns	





(4) Instruction Cycle


Parameter	Symbol	Value	Unit	Remarks		
Instruction cycle (minimum execution time)	t inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/FcH) t_{inst} = 0.32 μs when operating at FcH = 12.5 MHz		
		2/FcL	μs	$t_{\text{inst}} = 61.036~\mu s$ when operating at $F_{CL} = 32.768~kHz$		

(5) Serial I/O Timing

 $\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = 5.0 \ \mbox{V for MB89P480, MB89P485L, MB89485L}, \\ \mbox{MB89P485L, MB89485L}, \\ \mbox{(AVss} = \mbox{Vss} = 0.0 \ \mbox{V, } \\ \mbox{T}_{\mbox{A}} = -40 \ \mbox{C to } +85 \ \mbox{C}) \end{array}$

Parameter	Symbol	Pin	Condition	Value		Unit
		FIII	Condition	Min.	Max.	Uilit
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs
$SCK \downarrow \to SO$ time	tslov	SCK, SO	Internal shift clock	-200	200	ns
Valid SI → SCK \uparrow	tıvsh	SI, SCK	mode	1/2 tinst*	_	ns
$SCK \uparrow \rightarrow valid SI hold time$	t sHIX	SCK, SI		1/2 tinst*	_	ns
Serial clock "H" pulse width	t shsl	SCK	External shift clock	1 tinst*	_	μs
Serial clock "L" pulse width	t slsh	SUN		1 tinst*	_	μs
$SCK \downarrow \to SO$ time	t sLov	SCK, SO		0	200	ns
Valid SI → SCK \uparrow	tıvsh	SI, SCK	mode	1/2 tinst*	_	ns
$SCK \uparrow \rightarrow valid SI hold time$	tshix	SCK, SI		1/2 tinst*	_	ns

^{*:} For information on tinst, see "(4) Instruction Cycle."




(6) Peripheral Input Timing

Vcc = 5.0 V for MB89PV480, MB89P485, MB89485 Vcc = 3.0 V for MB89P485L, MB89485L

 $(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Value		Unit	Remarks
raiailletei			Min.	Max.	Oilit	iveillai va
Peripheral input "H" pulse width 1	t _{ILIH1}	<u>INT10</u> ~ 13, <u>INT20</u> ~	2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t _{IHIL1}	INT27, EC1, EC2, PWC	2 tinst*	_	μs	

^{*:} For information on tinst, see "(4) Instruction Cycle."



5. A/D Converter Electrical Characteristics

(1) A/D Converter Electrical Characteristics

($AVcc = Vcc = 4.5 \text{ V} \sim 5.5 \text{ V}$ for MB89PV480, MB89P485, MB89485, AVcc = $Vcc = 2.7 \text{ V} \sim 3.6 \text{ V}$ for MB89P485L, MB89485L,

 $AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$

Parameter	Symbol	Pin		Value		Unit	Remarks	
raidilletei	Symbol	FIII	Min.	Тур.	Max.	Ollit	Remarks	
Resolution			_	10	_	bit		
Total error			_	_	±3.0	LSB		
Linearity error	_		_	_	±2.5	LSB		
Differential linearity error			_	_	±1.9	LSB		
Zero transition voltage	Vот		AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	LSB		
Full-scale transition voltage	V _{FST}		AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	LSB		
A/D mode conversion time	_		_	_	60 tinst*	μs		
Analog port input current	lain	AN0 to	_	_	10	μΑ		
Analog input voltage	Vain	AN3	AVss	_	AVcc	V		

^{*:} For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics".


(2) A/D Converter Glossary

- Resolution
 - Analog changes that are identifiable with the A/D converter When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.
- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1111" \leftrightarrow "11 1111 1110") from actual conversion characteristics.

- Differential linearity error (unit: LSB)
 - The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.
- Total error (unit: LSB)

The difference between theoretical and actual conversion values.




(3) Notes on Using A/D Converter

Input impedance of the analog input pins
 The A/D converter used for the MB89470 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 16 instruction cycles after activation A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low.

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about $0.1 \,\mu\text{F}$ for the analog input pin.



	MB89485 MB89PV480	MB89485L	MB89P485	MB89P485L
R: analog input equivalent resistance	2.2 kΩ	7.1 kΩ	2.6 kΩ	2.8 kΩ
C: analog input equivalent capacitance	45 pF	48.3 pF	28 pF	46 pF

Error

The smaller the |AVR - AVss|, the greater the error would become relatively.

■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
АН	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very × is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: Number of instructions

#: Number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

AL and AH must become the contents of AL and AH immediately before the instruction

is executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F \leftarrow This indicates 48, 49, ... 4F.

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	(dir) ← (A)	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	((EP)) ← (A)	_	_	_		47
MOV Ri,A	3	1	(Ri) ← (A)	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dír) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	_		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
	_		$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	(A) ← d16	AL	АН	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
1000000		_	$(AL) \leftarrow ((IX) + off + 1)$, ·-	/ (1)	a. i		00
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	АН	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow (A), (AL) \leftarrow (A) + 1$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	$(A) \leftarrow (EP)$	_		dH		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_		E1
MOVW A,SP	2	1	(A) ← (SP)	_	_	dH		F1
MOV @A,T	3	1	$(A) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$(A) \leftarrow (T)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	(A) ← (PS)	_	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$			AL		10
SETB dir: b	4	2	(dir): $b \leftarrow 1$	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 1$ (dir): $b \leftarrow 0$	_	_			A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_		42
XCHW A,T	3	1	$(AL) \leftrightarrow (TL)$ $(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,T	3	1	$(A) \leftrightarrow (I)$ $(A) \leftrightarrow (EP)$	~L	ΔΠ	dH		43 F7
XCHW A,IX	3	1	$(A) \leftrightarrow (EP)$ $(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,IX XCHW A,SP	3	1	$(A) \leftrightarrow (IA)$ $(A) \leftrightarrow (SP)$	_		dH		F5
MOVW A,PC	2	1	$(A) \leftrightarrow (SP)$ $(A) \leftarrow (PC)$	_	_	dH		F0
IVIOV VV A,FO		ı	(A) ← (FC)		_	uri		ГΟ

Notes: • During byte transfer to A, T \leftarrow A is restricted to low bytes.

[•] Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Table 3 Arithmetic Operation Instructions (62 instructions)

ADDC A,#d8	Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
ADDC A, @ X +off ADDC A, & X					_	_	_	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	_	_	++++	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	4U		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_	+++-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	_								
$\begin{array}{cccccccccccccccccccccccccccccccccccc$, , , ,			_	++	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		-			_	_			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					_	_	_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	ЧΗ	++	
DIVU A 21 1 $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$					_				
ANDW A 3 1 (A) \leftarrow (A) \wedge (T)									
ORW A 3 1 $(A) \leftarrow (A) \lor (T)$					_			++R-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_			
RORC A 2 1 \longrightarrow C \rightarrow A \longrightarrow C \rightarrow C \rightarrow A \rightarrow C \rightarrow C \rightarrow A \rightarrow C \rightarrow C \rightarrow C \rightarrow C \rightarrow C \rightarrow A \rightarrow C					_	_	_		
ROLC A 2 1					_	_	_		
CMP A,#d8									
CMP A,dir 3 2 (A) - (dir) - - - ++++ 15 CMP A,@EP 3 1 (A) - ((EP)) - - +++++ 17 CMP A,@IX +off 4 2 (A) - ((IX) +off) - - +++++ 16 CMP A,Ri 3 1 (A) - (Ri) - - +++++ 18 to 1F DAA 2 1 Decimal adjust for addition - - +++++ 84 DAS 2 1 Decimal adjust for subtraction - - +++++ 94 XOR A 2 1 (A) ← (AL) ∀ (TL) - - +++++ 94 XOR A,#d8 2 2 (A) ← (AL) ∀ (BS) - - - ++++ 52 XOR A,dir 3 2 (A) ← (AL) ∀ (dir) - - - ++R - 55 XOR A,@EP 3 1 (A) ← (AL) ∀ ((EP)) - - - ++R - 56 XOR A,Ri 3 1 (A) ← (AL) ∀ (Ri) - <t< td=""><td>ROLC A</td><td>2</td><td>1</td><td></td><td>_</td><td>_</td><td>_</td><td>++-+</td><td>02</td></t<>	ROLC A	2	1		_	_	_	++-+	02
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMP A,#d8				_	_	_	++++	14
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMP A,dir		2		_	_	_	++++	15
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	CMP A,@EP	3			_	_	_	++++	17
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	CMP A,@IX +off				_	_	_	++++	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					_	_	_	++++	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			1		_	_	_	++++	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	•	_	_	_		94
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	XOR A				_	_	_	+ + R -	52
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	XOR A,#d8				_	_	_		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					-	_	-		
XOR A,Ri 3 1 $(A) \leftarrow (AL) \forall (Ri)$ - - - + + R - 58 to 5F AND A 2 1 $(A) \leftarrow (AL) \land (TL)$ - - - + + R - 62 AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ - - + + R - 64					-	_	-		
AND A 2 1 $(A) \leftarrow (AL) \land (TL)$					-	_	-		
AND A,#d8 2 2 $(A) \leftarrow (AL) \land d8$ + + R - 64			_		-	_	-		
, , , , , , , , , , , , , , , , , , , ,					-	_	-		
AND A,dir $\begin{vmatrix} 3 & 2 & (A) \leftarrow (AL) \land (dir) \end{vmatrix} - \begin{vmatrix} - & - & - & ++R- \end{vmatrix}$ 65	1				-	_	-		
	AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	_	_	+ + R –	65

(Continued)

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	-	-	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R -	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R -	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R -	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R -	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R -	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R -	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R -	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R -	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	ı	ı	_		D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	_	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A),(A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dΗ		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

■ INSTRUCTION MAP

		KUCI		VIAP												
F	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC	BC rel	BP rel	BN	BNZ rel	BZ rel	BGE rel	BLT rel
Е	JMP @A	MOVW SP,A	MOVW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
D	DECW A	DECW	DECW	DECW	MOVW ext,A	MOVW dir,A	MOVW XI@ +d,b+	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
C	INCW A	INCW SP	INCW IX	INCW EP	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A,@EP	INC R0	NC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
A	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
9	SETI	SETC	MOV A, @A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP,#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
8	CLRI	CLRC	MOV @A,T	MOWW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND	ANDW	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
5	POPW A	MdO4 XI	XOR A	XORW A	XOR A,#d8	XOR A,dir	XOR @A,IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
3	RETI	CALL addr16	SUBC	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
1	SWAP	DIVU	CMP	CMPW	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	NOP	MULU A	ROLC A	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
≖/.	0	-	7	ო	4	rc.	9	7	∞	6	∢	m	၁	۵	ш	н

■ MASK OPTIONS


	Part number	MB89485	MB89485L	MB89P485	MB89P485L	MB89PV480
No.	Specifying procedure	Specify ordering	y when masking	Setting no	ot possible	Setting not possible
1	Booster selection (KSV) • Internal resistor ladder • Booster	Selec	ctable	101: Internal r 102: Booster	esistor ladder	101: Internal resistor ladder 102: Booster
2	Selection of OTPROM content protection feature No protection feature With protection feature		-	101/102: No p 103/104: with		
3	Selection of oscillation stabilization time (OSC) The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right.	Selectable OSC 1 : 2 ¹⁴ /FcH 2 : 2 ¹⁷ /FcH 3 : 2 ¹⁸ /FcH		Fixed to oscillation stabilization time of 2 ¹⁸ /FcH		Fixed to oscillation stabilization time of 2 ¹⁸ /F _{CH}
4	Selection of power-on stabilization time • Nil • 2 ¹⁷ /F _{CH}	Selectable	Fixed to nil	2 ¹⁷ /Fсн	Fixed to nil	Fixed to nil


■ ORDERING INFORMATION

Part number	Package	Remarks
MB89485PFM MB89P485PFM-101 MB89P485PFM-102 MB89P485PFM-103 MB89P485PFM-104 MB89485LPFM MB89P485LPFM-101 MB89P485LPFM-102 MB89P485LPFM-103 MB89P485LPFM-104	64-pin Plastic QFP (FPT-64P-M09)	101: With internal resistor ladder, without content protection 102: With booster, with-
MB89485P-SH MB89P485P-SH-101 MB89P485P-SH-102 MB89P485P-SH-103 MB89P485P-SH-104 MB89485LP-SH MB89P485LP-SH-101 MB89P485LP-SH-102 MB89P485LP-SH-103 MB89P485LP-SH-104	64-pin Plastic SH-DIP (DIP-64P-M01)	out content protection 103: With internal resistor ladder, with content protection 104: With booster, with content protection
MB89PV480CF-101 MB89PV480CF-102	64-pin Ceramic MQFP (MQP-64C-P01)	

■ PACKAGE DIMENSIONS


64-pin Plastic SH-DIP DIP-64P-M01







© 2001 FUJITSU LIMITED D64001S-c-4-5

Dimensions in mm (inches)







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.