

# 12-Bit, Fast Sampling Wideband Track-and-Hold

# **CLC942**

#### **APPLICATIONS:**


- flash A/D driver
- high-resolution, subranging A/D driver
- signal deglitching (as in CCD or D/A systems)
- communication systems
- radar and IF processors

#### **DESCRIPTION:**

The CLC942 is a 12-Bit accurate, fast sampling, wideband track-and-hold amplifier which offers ultra-fast switching performance. Closed-loop monolithic buffers ensure that switching accuracy is fully realized, even at the fastest sampling rates. The CLC942 is an improved alternate source for the HTS-0010 and the SHC600.


The CLC942 is an ideal device for driving flash A/D's, especially those configured in high resolution, subranging architectures. The very fast 25ns hold-to-track acquisition time (0.01%) and 5ns track-to-hold settling time permit the high sampling rates needed in applications such as radar and communications. Other specifications, such as the 1.4ps aperture jitter, 15mV pedestal offset, and -74dBc harmonic distortion are similarly supportive of A/D system performance goals. The CLC942 is fully compatible with demanding flash A/D input requirements as demonstrated by its ±2.2V output range and its ability to drive up to 90pF loads.

The CLC942 is constructed using thin film resistor/bipolar transistor technology as well as custom integrated circuits. The CLC942AI is specified over a temperature range of -25°C to +85°C, while the CLC942A8C is specified over a range of -55°C to +125°C. Both devices are packaged in a 24-pin, 600 mil wide, ceramic DIP.



#### FEATURES (typical):

- 25ns hold-to-track acquisition time (0.01%)
- 5ns track-to-hold settling time
- 1.4ps aperture jitter
- 70MHz small-signal bandwidth
- 78dB feedthrough rejection
- ECL control signal



Comlinear Corporation • 4800 Wheaton Drive, Fort Collins, CO 80525 • (303) 226-0500 • FAX (303) 226-0564

# Electrical Characteristics $(+V_{CC1,2} = +5.0V; -V_{EE1,2} = -5.0V; +V_{C} = +15V; R_L = 100\Omega; unless otherwise specified)$

PARAMETER <sup>1</sup>	CONDITIONS	TYP	MAX & MIN RATINGS		UNITS	SYMBOL	
Ambient Temperature	CLC942A8	+25℃	-55°C	+25°C	+125℃		
Ambient Temperature	CLC942AI	+25°C	-25°C	+25℃	+85°C		
*-3dB bandwidth slew rate 2nd harmonic distortion 3rd harmonic distortion	$2V_{pp}$ ; $4MHz$ ; $R_L = 1kΩ$ $2V_{pp}$ ; $20MHz$ ; $R_L = 1kΩ$ $2V_{pp}$ ; $4MHz$ ; $R_L = 1kΩ$ $2V_{pp}$ ; $20MHz$ ; $R_L = 1kΩ$	70 300 -74 -50 -75 -64	40 220 -62 -38 -70 -54	50 250 -65 -44 -72 -55	50 220 -65 -43 -70 -43	MHz V/µs dBc dBc dBc dBc	SSBW SR HD2A HD2 HD3A HD3
*HOLD-MODE DYNAMICS  *droop rate  *feedthrough rejection	20MHz, V <sub>IN</sub> = 2V <sub>pp</sub>	20 78	450 70	230 72	3000 70	μV/μs dB	DR FTR
**TRACK-TO-HOLD SWITCHING **effective aperture delay **aperture jitter **pedestal offset ** temperature coefficient sensitivity to supply switching transient peak-to-peat track-to-hold settling time	endpoint average (-5.0V)	-1.5 1.4 8 10 3 8 5	-3 2.0 12 40 6 13	-4 2.0 12 40 6 13 7	-6 2.0 15 40 6 16 8	ns ps <sub>rms</sub> mV μV/°C mV/V mV <sub>pp</sub> ns	TA UHD PO DPO PORR HTA HTS
HOLD-TO-TRACK SWITCHING acquisition time to 0.1% to 0.01%	$G_{V_{IN}=2V_{pp},R_L=100\Omega}$	20 25	31 36	24 31	32 36	ns ns	ATS ATSP
bc accuracy  *gain temperature coefficient non-linearity  *offset voltage  * temperature coefficient  *power supply rejection ratio	1kHz, 4V <sub>pp</sub> , no load endpoint average	0.997 15 0.005 15 50 52	0.993 40 0.025 55 150 40	0.995 40 0.020 40 150 45	0.995 40 0.020 50 150 45	V/V ppm/°C % mV μV/°C dB	G DG GNL VIO DVIO PSRR
DIGITAL INPUT differential input threshold input bias current	V <sub>TRACK</sub> -V <sub>HOLD</sub>   (min.) logic HIGH logic LOW	15 35	250 60 125	250 30 65	250 35 65	mV μA μA	VDIF IIH IIL
ANALOG INPUT input voltage range² input resistance input capacitance *input bias current		150 3.5 10	±2.2 50 5.5 34	±2.2 85 5.5 34	±2.2 85 5.5 34	V kΩ pF μA	VI RIN CIN IB
ANALOG OUTPUT  *output resistance	at 1kHz	0.2	0.5	0.5	0.5	Ω	RO
POWER REQUIREMENTS  *supply current (+V <sub>CC1</sub> and +V <sub>CC1</sub> *supply current (-V <sub>EE1</sub> and -V <sub>EE2</sub> )  *supply current (+V <sub>C</sub> )  power dissipation	2) V <sub>IN</sub> =0V, track mode, no load V <sub>IN</sub> =0V, track mode, no load V <sub>IN</sub> =0V, track mode, no load V <sub>IN</sub> =0V, track mode, no load	65 15	64 81 17 0.98	64 81 17 0.98	64 81 18 0.995	mA mA mA W	ICC IEE I15 PD

#### NOTES:

2. For optimum performance, the differential voltage between the input and the output should not exceed 3V in HOLD mode.

MTBF is 2.22 million hours (A8C version, GF@70°C case, per MIL-HDBK-217E)

Parameters preceded by an \* are the final electrical test parameters and are 100% tested. A8C units are tested at -55°C (power stable), +25°C (low-duty cycle pulse testing), and +125°C (low-duty cycle pulse testing). All units are tested only at +25°C, although their performance is guaranteed at -25°C and +85°C as indicated above.

Absolute Maximum Ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

<sup>4.</sup> Junction-to-Case temperature rise is approximately 16°C;  $\theta_{CA} = 35$ °C/W

supply voltage  $+V_{CC1}$  and  $+V_{CC2}$  +5.0V (+4.5V min)  $-V_{EE1}$  and  $-V_{EE2}$  +5.0V (-4.5V min)  $+V_{C}$  +5.0V (-4.5V min) +11.0V to +15.75V  $-V_{EE}$   $-5.0V \pm 5\%$  ANALOG to DIGITAL ground differential 10mV analog input voltage range?  $\pm 2.2V$ 


ANALOG to DIGITAL ground differential 10mV analog input voltage range<sup>2</sup> ±2.2V input to output differential voltage 3V HOLD input voltage range -0.75V to -1.9V HOLD to V<sub>TRACK</sub> differential voltage HOLD signal rise/fall time <16ns

Protected under one or more of the following patents: 4,358,739; 4,502,020; 4,628,279; 4,639,685; 4,713,628; 4,757,275; 4,766,367; 4,780,689


supply voltage  $+V_{CC1}$  and  $+V_{CC2}$ 0V to + 7.0V-V<sub>EE1</sub> and -V<sub>EE2</sub> -7.0V to 0V +V<sub>c</sub> +20V -V<sub>EE</sub> -7.0V to +3.0V ANALOG to POWER ground differential 200mV analog input voltage range  $-V_{EE1}$  to  $+V_{CC1}$  $V_{TBACK}$  and HOLD voltage range  $(V_{EE1} + 2V)$  to  $(V_{CC1} - 2V)$ **Output Current** ±50mA continuous Power Dissipation<sup>4</sup> see thermal model Junction Temperature +175°C Operating Temperature Range CLC942AI -25°C to +85°C CLC942A8 -55°C to +125°C Storage Temperature Range -65°C to +150°C Lead Solder Duration (+300°C) 10 sec

Comlinear reserves the right to change specifications without notice.

## Typical TRACK-and-HOLD Waveforms




### Thermal Model



$$\begin{split} &PD = |(I_{CC}) \; (V_{CC})| \; + \; |(I_{EE}) \; (V_{EE})| \\ &\theta_{ca} = \theta_{cs} \; + \; \theta_{sa} \; (\text{with heatsink}) \\ &\text{Where} \; \theta_{sa} = \text{Heatsink-to-Ambient} \; (^{\circ}\text{C/W}); \\ &\theta_{cs} = \text{Case-to-Heatsink} \; (^{\circ}\text{C/W}) \\ &\text{and usually} \; \theta_{sa} >> \; \theta_{cs}, \\ &\text{therefore} \; \theta_{ca} \; (\text{with heatsink}) \; \approx \; \theta_{sa} \\ &T_{junction} = \; T_{ambient} \; + \; (\theta_{jc} + \theta_{ca}) \; PD = T_{ambient} \; + \; (\theta_{ja}) \; PD \\ &\text{where} \; \theta_{ja} = \theta_{jc} + \theta_{ca} \\ &\text{or} \\ &T_{junction} = \; T_{case} + (\theta_{jc}) \; PD, \\ &\text{where in either case} \; T_{junction} < T_{junction} \; (\text{max}) \end{split}$$

8






Figure 1: recommended CLC942 application circuit

#### **Layout Considerations**

For optimum performance from any precision, highspeed, track-and-hold, such as the CLC942, a highquality printed circuit board layout is required. The main facet of the printed circuit board is a substantial ground plane around and under the CLC942. The ground plane will serve two main purposes, that of partially shielding the CLC942 from other system signals, as well as providing both power supply and signal return paths.

The input and output signals of the CLC942 should be controlled impedance transmission line such as stripline or micro-stripline for optimum performance (including the use of surface-mount termination components). In any case, as much attention must be paid to the ground return path as to the signal path itself. In general, a ground path at least 250 mils wide should provide an adequate ground return, but the stripline techniques are strongly recommended for high-frequency applications.

All supply lines to the CLC942 should be individually decoupled with  $0.1\mu F$  capacitors. These decoupling capacitors should be located as close to the supply pins as possible. In addition, the decoupling capacitor lead lengths must also be kept to a minimum to avoid any effects from lead inductance. A better solution is the use of chip capacitors located right at the supply pins.

The use of sockets is not recommended with the CLC942, in that they tend to increase lead-to-lead capacitance as well as lead inductance, both degrading

performance. If sockets must be used, low-profile Teflon types or individual "pin" sockets are preferred.

#### Track/Hold Switching Control

At the heart of the CLC942 is an active bipolar transistor bridge circuit. This bridge circuit allows the input signal to pass through to the HOLD capacitor during the signal acquisition mode, and isolates the HOLD capacitor during the HOLD mode. A differential driver circuit determines the state of the bridge circuit, either "open" or "closed."

In normal mode, only the HOLD side of the bridge driver circuit is used. With the resistor diode network between pins 4 and 6 of the CLC942 bias as in figure 1, the HOLD input (pin 5) responds to standard 10K and 10KH ECL signals. At room temperature, 100K ECL logic family devices may also work with the CLC942, but their use is not guaranteed nor recommended.

Figure 2: TTL compatible driver circuit


By re-biasing the resistor/diode network between pins 4 and 6, the CLC942 will respond to standard TTL level logic families (Figure 2). The resistors tied to pin 6 and +5.0V, effectively raises the internal threshold level to +1.4V for use with TTL compatible devices. The three series diodes on pin 5 provide over-voltage protection for the inputs of the bridge driver circuit. For optimum dynamic performance from the CLC942, use of the more modern TTL families is recommended, such as the "AS" or "F" series.

Figure 3: "ground" referenced driver circuit

The resistor/diode network can be further modified for operation with "ground" referenced ac signals. Figure 3 illustrates the required connections, which amount to connecting both pins 4 and 6 to ground. The CLC942 will then operate from a  $1.0V_{\rm pp}$  HOLD input signal. With the  $50\Omega$  input termination resistor, the HOLD control signal can be either dc or ac coupled.

#### **CLC942 Evaluation Board**


An evaluation board is available for the CLC942. The board is user-configurable for either TTL, ECL, or "ac-signal" control. Operational details are available below, and the bare board is available from Comlinear Corp. as part number 730017.




**CLC942 Evaluation Board Schematic** 

		Confi	guration	Table		
Mode	D1-D3	J1	R1	R2	R4	R6
ECL	none	short	130	NC	82.5	short
TTL	used	open	open	3.9k	open	1.5k
GND Ref.	none	open	open	NC	50	short
		N	C - Not Crit	ical		


Parts List					
Resistors: Capa		Capa	citors: (35V, +80%  -20%)		
R1	130Ω	C1	0.1 μF ceramic radial lead		
R2	$3.9$ k $\Omega$	C2	6.8μF(Sprague 150D Series)		
R3	$50\Omega$ (suggested)	C3	0.1μF ceramic radial lead		
R4	$82.5\Omega/50\Omega$	C4	6.8μF(Sprague 150D Series)		
R5	see "Recomm. Rs" plot	C5	0.1μF ceramic radial lead		
R6	1.5k $\Omega$	C6	0.1μF ceramic radial lead		
		C7	0.1μF ceramic radial lead		
Diode	es:	C8	0.1μF ceramic radial lead		
D1-D	31N4150	C9	6.8μF(Sprague 150D Series)		
Hardware: (Optional)			"Sockets"		
SMA	SMA Connectors		Cambion flush mount		
Amphenol 901-144 (straight)		aight)	connectorjacks		
Amphenol 901-143 (angled)		gled)	450-2598-01-06-00		



**Component Placement Guide** 



Solder Side (viewed from top)



Component Side (viewed from top)