Philips Components-Signetics

Document No.	853-0169						
ECN No.	99667						
Date of Issue	May 23, 1990						
Status	Product Specification						
Application Spec	cific Product						

80C31/80C51/87C51 CMOS single-chip, 8-bit microcontroller

DESCRIPTION

The Philips 80C31/80C51/87C51 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The CMOS 8XC51 is functionally compatible with the NMOS 8031/8051 microcontrollers. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity.


The 8XC51 contains a 4k x 8 ROM (80C51) EPROM (87C51), a 128 x 8 RAM, 32 I/O lines, two 16-bit counter/ timers, a five-source, two-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device has two software selectable modes of power reduction – idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

FEATURES

- 8031/8051 compatible
- 4k x 8 ROM (80C51)
- 4k x 8 EPROM (87C51)
- ROMless (80C31)
- 128 x 8 RAM
- Two 16-bit counter/timers
- Full duplex serial channel
- Boolean processor
- Memory addressing capability
 - 64k ROM and 64k RAM
- Power control modes:
- Idie mode
- Power-down mode
- CMOS and TTL compatible
- Five speed ranges at V_{CC} = 5V
 - 12MHz
 - 16MHz
 - 20MHz
 - 24MHz
 - 30MHz
- Five package styles
- Extended temperature ranges
- OTP package available

PIN CONFIGURATION





80C31/80C51/87C51

PART NUMBER SELECTION

	LIPS	PHILIPS (COMPONENTS-SIG	GNETICS	TEMPERATURE °C	
ROMiess	ROM	ROM ROMIess ROM		EPROM	AND PACKAGE	SPEED
				SC87C51CCF40	0 to +70, CDIP	12MHz
				SC87C51CGF40	0 to +70, CDIP	16MHz
				SC87C51CCL44	0 to +70, CLCC	12MHz
				SC87C51CGL44	0 to +70, CLCC	16MHz
PCB80C31BH-2P	PCB80C51BH-2P	SC80C31BCCN40	SC80C51BCCN40	SC87C51CCN40	0 to +70, PDIP	12MHz
PCB80C31BH-3P	PCB80C51BH-3P	SC80C31BCGN40	SC80C51BCGN40	SC87C51CGN40	0 to +70, PDIP	16MHz
PCB80C31BH-2WP	PCB80C51BH-2WP	SC80C31BCCA44	SC80C51BCCA44	SC87C51CCA44	0 to +70, PLCC	12MHz
PCB80C31BH-3WP	PCB80C51BH-3WP	SC80C31BCGA44	SC80C51BCGA44	SC87C51CGA44	0 to +70, PLCC	16MHz
PCF80C31BH-2P	PCF80C51BH-2P	SC80C31BACN40	SC80C51BACN40	SC87C51ACN40	-40 to +85, PDIP	12MHz
PCF80C31BH-3P	PCF80C51BH-3P	SC80C31BAGN40	SC80C51BAGN40	SC87C51AGN40	-40 to +85, PDIP	16MHz
PCB80C31BH-2WP	PCB80C51BH-2WP	SC80C31BACA44	SC80C51BACA44	SC87C51ACA44	-40 to +85, PLCC	12MHz
PCF80C31BH-3WP	PCF80C51BH-3WP	SC80C31BAGA44	SC80C51BAGA44	SC87C51AGA44	-40 to +85, PLCC	16MHz
				SC87C51ACF40	-40 to +85, CDIP	12MHz
				SC87C51ACL44	-40 to +85, CLCC	12MHz
				SC87C51AGL44	-40 to +85, CLCC	16MHz
				SC87C51AGF44	-40 to +85, CDIP	16MHz
PCF80C31BH-2H	PCF80C51BH-2H	SC80C31BACB44	SC80C51BACB44		-40 to +85, PQFP	12MHz
PCF80C31BH-3H	PCF80C51BH-3H	SC80C31BAGB44	SC80C51BAGB44		-40 to +85, PQFP	16MHz
		SC80C31BALB44	SC80C51BALB44		-40 to +85, PQFP	20MHz
PCB80C31BH-2H	PCB80C51BH-2H	SC80C31BCCB44	SC80C51BCCB44		0 to +70, PQFP	12MHz
PCB80C31BH-3H	PCB80C51BH-3H	SC80C31BCGB44	SC80C51BCGB44		0 to +70, PQFP	16MHz
PCA80C31BH-3P	PCA80C51BH-3P				-40 to +125, PDIP	16MHz
PCA80C31BH-3WP	PCA80C51BH-3WP				-40 to +125, PLCC	16MHz
		SC80C31BCLN40	SC80C51BCLN40		0 to +70, PDIP	20MHz
		SC80C31BCLA44	SC80C51BCLA44		0 to +70, PLCC	20MHz
		SC80C31BALN40	SC80C51BALN40		-40 to +85, PDIP	20MHz
		SC80C31BALA44	SC80C51BALA44		-40 to +85, PLCC	20MHz
		SC80C31BCLB44	SC80C51BCLB44		0 to +70, PQFP	20MHz
PCB80C31BH-4P	PCB80C51BH-4P	SC80C31BCPN40	SC80C51BCPN40		0 to +70, PDIP	24MHz
PCB80C31BH-4WP	PCB80C51BH-4WP	SC80C31BCPA44	SC80C51BCPA44		0 to +70, PLCC	24MHz
PCF80C31BH-4P	PCF80C51BH-4P	SC80C31BAPN40	SC80C51BAPN40		-40 to +85, PDIP	24MHz
PCF80C31BH-4WP	PCF80C51BH-4WP	SC80C31BAPA44	SC80C51BAPA44		-40 to +85, PLCC	24MHz
PCB80C31BH-4H	PCB80C51BH-4H	SC80C31BCPB44	SC80C51BCPB44		0 to +70, PQFP	24MHz
PCB80C31BH-5P	PCB80C51BH-5P				0 to +70, PDIP	ЗОМН
PCB80C31BH-5WP	PCB80C51BH-5WP				0 to +70, PLCC	30MHz
PCB80C31BH-5H	PCB80C51BH-5H				0 to +70, PQFP	30MHz


114





80C31/80C51/87C51

BLOCK DIAGRAM



115

80C31/80C51/87C51

PIN DESCRIPTION

	PIN	NO.		-
MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION
V _{SS}	20	22	ī	Ground: 0V reference.
Vcc	40	44	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43-46	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C51. External pull-ups are required during program verification.
P1.0-P1.7	1-8	2-9	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification.
P2.0-P2.7	21-28	24–31	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: In). Port 2 emits the high-order address byte during letches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $ _{\rm II}$). Port 3 also serves the special features of the 80C51 family, as listed below:
	10 11 12	11 13 14	-0-	RxD (P3.0): Serial input port TxD (P3.1): Serial output port INTO (P3.2): External interrupt
	13 14	15 16		INTT (P3.3): External interrupt T0 (P3.4): Timer 0 external input
	15	17	1	T1 (P3.5): Timer 1 external input
	16 17	18 19	00	WR (P3.6); External data memory write strobe RD (P3.7): External data memory read strobe
RST	9	10	ı	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V_{SS} permits a power-on reset using only an external capacitor to V_{CC} .
ALE/PROG	30	33	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROCG) during EPROM programming.
PSEN	29	32	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V _{PP}	31	35	l	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 0FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming.
XTAL1	19	21	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	0	Crystal 2: Output from the inverting oscillator amplifier.

80C31/80C51/87C51

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24

oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V_{CC} and RST must come up at the same time for a proper startup.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled in-

terrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode, the control bits for the reduced power modes are in the special function register PCON.

Table 1 shows the state of I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	O	0	Float	Data	Data	Data

80C31/80C51/87C51

Electrical Deviations from Commercial Specifications for Extended Temperature Range (87C51)

DC and AC parameters not included here are the same as in the commercial temperature range table.

DC ELECTRICAL CHARACTERISTICS

 $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$ (Signetics Parts Only)

 $T_A = -40^{\circ}\text{C}$ to +125°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$ (Philips Parts Only)

		TEST	UI		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{CC} -0.15	٧
V _{IL}	Input low voltage, except EA		-0.5	0.2V _{DO} -0.25	٧
V _{IL1}	Input low voltage to EA		0	0.2V _{CC} -0.35	V
V _{iL1}	Input low voltage to EA		0	0.2V _{DD} -0.45	V
VIH	Input high voltage, except XTAL1, RST		0.2V _{CC} +1	V _{CC} +0.5	V
V _{IH1}	Input high voltage to XTAL1, RST		0.7V _{CC} +0.1	V _{CC} +0.5	٧
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.45V		-75	μА
ITL	Logical 1-to-0 transition current, ports 1, 2, 3	V _{IN} = 2.0V		-750	μА
lcc	Power supply current: Active mode¹ (Phillips) Active mode¹ (Signetics) Idle mode² (Philips) Idle mode (Signetics) Power-down mode³ (Philips and Signetics)	V _{CC} = 4.5–5.5V, Frequency range = 3.5 to 12MHz		20 35 4.4 6 50	mA mA mA mA

^{1.} The operating supply current is measured with all output pins disconnected, XTAL1 driven with t_i = t_i = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} -0.5V; XTAL2 not connected; EA = RST = Port 0 = V_{DD}.

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	٧
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

^{2.} The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_i = t_i = 10ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} -0.5V, XTAL2 not connected; EA = Port 0 = V_{DD}; RST = V_{SS}.

3. The power-down current is measured with all output pins disconnected, XTAL2 not connected, EA = Port 0 = V_{DD}; RST = V_{SS}.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

^{2.} This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

^{3.} Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to Vss unless otherwise

80C31/80C51/87C51

DC ELECTRICAL CHARACTERISTICS

 $T_A = 0^{\rm O}{\rm C}$ to +70°C or -40°C to +85°C, $V_{\rm CC} = 5{\rm V}$ ±20%, $V_{\rm SS} = 0{\rm V}$ (80C31/51)

 $T_A = 0^{O}C$ to +70^OC or -40^OC to +85^OC, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$ (87C51)

 $T_A = -40^{\circ}$ C to +125°C, $V_{CC} = 5V +10\%$, $V_{SS} = 0V$ (Philips Only)

		TEST					
SYMBOL	PARAMETER	CONDITIONS	MIN TYPICAL1		MAX	UNIT	
V _{IL}	Input low voltage, except EA7		0.5		0.2V _{CC} -0.1	٧	
V _{IL1}	Input low voltage to EA7		0		0.2V _{CC} 0.3	٧	
V _{IH}	Input high voltage, except XTAL1, RST7		0.2V _{CC} +0.9		V _{CC} +0.5	٧	
V _{IH1}	Input high voltage, XTAL1, RST7		0.7V _{CC}		V _{CC} +0.5	٧	
V _{OL}	Output low voltage, ports 1, 2, 3	I _{OL} = 1.6mA ²		***	0.45	ν	
V _{OL1}	Output low voltage, port 0, ALE, PSEN	I _{OL} = 3.2mA ²			0.45	٧	
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN ³	I _{OH} = -60µA, I _{OH} = -25µA I _{OH} = -10µA	2.4 0.75V _{CC} 0.9V _{CC}			V V	
V _{OH1}	Output high voltage (port 0 in external bus mode)	I _{OH} = -800μ A , I _{OH} = -300μ A I _{OH} = -80μ A	2.4 0.75V _{CC} 0.9V _{CC}			V V	
ł _{IL}	Logical 0 input current, ports 1, 2, 37	V _{IN} = 0.45V		, and the second	-50	μА	
ITL	Logical 1-to-0 transition current, ports 1, 2, 37	See note 4			-650	μА	
ارر	Input leakage current, port 0	V _{IN} ≈ V _{IL} or V _{IH}			±10	μА	
lcc	Power supply current: ⁷ Active mode @ 12MHz ⁸ (Philips) Active mode @ 12MHz ⁸ (Signetics) Idle mode @ 12MHz ⁹ (Philips) Idle mode @ 12MHz (Signetics) Power-down mode ¹⁰ (Philips and Signetics)	See note 6		11.5 1.3 3	18 25 4.4 4 50	mA mA mA mA	
R _{RST}	Internal reset pull-down resistor		50		300	kohm	
C _{IO}	Pin capacitance				10	pF	

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Voi s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions
- 3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the address bits are stabilizing.
- 4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 5. I_{CC}MAX at other frequencies (for Signetics parts) is given by: Active mode: I_{CC}MAX = 0.94 X FREQ + 13.71: Idle mode: I_{CC}MAX = 0.14 X FREQ +2.31
 - where FREQ is the external oscillator frequency in MHz. IccMAX is given in mA. See Figure 7.
- 6. See Figures 8 through 11 for ICC test conditions.
- 7. For Signetics parts when $T_A = -40^{\circ}\text{C}$ to +85°C or Philips parts when $T_A \approx -40^{\circ}\text{C}$ to +1255°C, see table on previous page.
- 8. The operating supply current is measured with all output pins disconnected; XTAL1 driven with t_t = t_t = 10ns; V_{IL} = V_{SS} + 0.5V; V_H = V_{DO} -0.5V; XTAL2 not connected; EA = RST = Port 0 = VDO.
- 9. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_t = 10 \text{ns}$; $V_{IL} = V_{SS} + 0.5V$; $V_{IH} = V_{DO} 0.5V$; XTAL2 not connected; EA = Port $0 = V_{DD}$; RST = V_{SS} .

 10. The power-down current is measured with all output pins disconnected, XTAL2 not connected, EA = Port $0 = V_{DD}$; RST = V_{SS} .

80C31/80C51/87C51

AC ELECTRICAL CHARACTERISTICS

$$\begin{split} T_A &= 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} &= 5\text{V} \pm 20\%, \ V_{SS} &= 0\text{V} \ (80\text{C}31/51)^{1\cdot2} \\ T_A &= 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} &= 5\text{V} \pm 10\%, \ V_{SS} &= 0\text{V} \ (87\text{C}51) \end{split}$$

				CLOCK	VARIABI	E CLOCK	
SYMBOL	FIGURE	RE PARAMETER		MAX	MIN	MAX	TINU
1/tclcl	Oscillator frequency: Speed Versions 8XC31/51 B C G -2 -3				0.5 3.5 3.5 1.2 1.2	12 12 16 12 16	MHz MHz MHz MHz MHz
t _{LHLL}	1	ALE pulse width	127		2t _{CLCL} -40		ns
tavel	1	Address valid to ALE low	28		t _{CLCL} -55		ns
LLAX	1	Address hold after ALE low	48		t _{CLCL} -35		ns
և լլո	1	ALE low to valid instruction in		234		4t _{CLCL} -100	ns
tupi	1	ALE low to PSEN low	43		t _{CLCL} -40		ns
ферн	1	PSEN pulse width	205		3t _{CLCL} -45		ns
tРLIV	1	PSEN low to valid instruction in		145		3t _{CLCL} -105	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
t _{PXI} Z	1	Input instruction float after PSEN		59		t _{CLCL} -25	ns
taviv	1	Address to valid instruction in		312		5t _{CLCL} -105	ns
\$PLAZ	1	PSEN low to address float		10		10	ns
Data Memor	y						
t _{RLRH}	2, 3	RD pulse width	400		6t _{CLCL} -100		ns
twwh	2, 3	WR pulse width	400		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		252		5t _{CLCL} -165	ns
t _{RHDX}	2, 3	Data hold after RD	0		0		ns
t _{RHDZ}	2, 3	Data float after RD		97		2t _{CLCL} -70	ns
t ∟LDV	2, 3	ALE low to valid data in	1	517		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		585		9t _{CLCL} -165	ns
ξ.ι.w.	2, 3	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{avwl}	2, 3	Address valid to WR low or RD low	203		4t _{CLCL} -130		ns
tovwx	2, 3	Data valid to WR transition	23		t _{CLCL} -60		ns
twnax	2,3	Data hold after WR	33		t _{CLCL} -50		ns
t _{RLAZ}	2, 3	RD low to address float		0		0	ns
t _{whch}	2, 3	RD or WR high to ALE high	43	123	t _{CLCL} -40	t _{CLCL} +40	ns
External Clo	ck						
Снсх	4	High time	20		20		ns
CLCX .	4	Low time	20		20		ns
СГСН	4	Rise time		20		20	ns
t _{СНСL}	4	Fall time		20		20	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

80C31/80C51/87C51

AC ELECTRICAL CHARACTERISTICS

 $T_A \approx 0^{\circ}\text{C}$ to +70°C or -40°C to +85°C, $V_{CC} \approx 5V \pm 20\%$, $V_{SS} = 0V (80C31/51)^{1,2}$

		1	VARIABL	E CLOCK ³		
SYMBOL FIGURE		PARAMETER	MIN	MIN MAX		
1/t _{CLCL}		Oscillator frequency: Speed Versions 80C31/51 L P	3.5 3.5	20 24	MHz MHz	
t ∟HLL	1	ALE pulse width	2t _{CLCL} -40		ns	
tavll	1	Address valid to ALE low	t _{CLCL} -32		ns	
LLAX	1	Address hold after ALE low	tolot-20		ns	
LLIV	1	ALE low to valid instruction in		4t _{CLCL} -100	ns	
L LPL	1	ALE low to PSEN low	t _{CLCL} -22		ns	
t PLPH	1	PSEN pulse width	3t _{CLCL} -45		ns	
t _{PLIV}	1	PSEN low to valid instruction in		3t _{CLCL} -105	ns	
‡PXIX	1	Input instruction hold after PSEN	0		ns	
фхız	1	Input instruction float after PSEN		t _{CLCL} -25	ns	
taviv	1	Address to valid instruction in	·	5t _{CLCL} -105	ns	
PLAZ	1	PSEN low to address float		10	ns	
Data Memory			•		•	
t _{RLRH}	2, 3	RD pulse width	6t _{CLCL} -100		ns	
twwh	2, 3	WR pulse width	6t _{CLCL} -100		ns	
t _{RLDV}	2, 3	RD low to valid data in		5t _{CLCL} -165	ns	
t _{RHDX}	2, 3	Data hold after RD	0		ns	
t _{RHDZ}	2, 3	Data float after RD		2t _{CLCL} -28	ns	
tuov	2, 3	ALE low to valid data in		8t _{CLCL} -150	ns	
t _{AVDV}	2, 3	Address to valid data in		9t _{CLCL} -165	ns	
t _{LLWL}	2, 3	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	ns	
t _{avwl}	2, 3	Address valid to WR low or RD low	4t _{CLCL} -130		ns	
^t avwx	2, 3	Data valid to WR transition	t _{CLCL} -40		ns	
t _{WHQX}	2, 3	Data hold after WR	t _{CLCL} -40		ns	
trlaz	2, 3	RD low to address float		0	ns	
(WHLH	2, 3	RD or WR high to ALE high	CLCL-40	t _{CLCL} +40	ns	
External Cloc	k		•			
t _{СНСХ}	4	High time	20		ns	
tclcx	4	Low time	20		ns	
СГСН	4	Rise time		20	ns	
*CHCL	4	Fall time		20	ns	

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 For Signetics speed versions L and P only.

80C31/80C51/87C51

AC ELECTRICAL CHARACTERISTICS

= 5V +10% Vcc = 0V (80C31/51)^{1,2} : 0°C to +70°C or -40°C to +85°C. Voc

		-	VARIABL	E CLOCK ³	T
SYMBOL	FIGURE	PARAMETER	MIN	MAX	דואט
1/t _{CLCL}		Oscillator frequency: Speed Versions 80C31/51	1.2	24	MHz
L HLL	1	ALE pulse width	2t _{CLCL} -40		ns
tavll	1	Address valid to ALE low	t _{CLCL} -32		ns
LLAX	1	Address hold after ALE low	t _{CLCL} -20		ns
t ∟ıv	1	ALE low to valid instruction in		4t _{CLCL} -100	ns
t _{LPL}	1	ALE low to PSEN low	t _{CLCL} -22		ns
ФГБН	1	PSEN pulse width	3t _{CLCL} -45		ns
tρ _{LIV}	1	PSEN low to valid instruction in		3t _{CLCL} -80	ns
tрхіх	1	Input instruction hold after PSEN	0		ns
t _{PXIZ}	1	Input instruction float after PSEN		t _{CLCL} -25	ns
taviv	1	Address to valid instruction in		5t _{CLCL} -105	ns
ÎPLAZ	1 1	PSEN low to address float		10	ns
Data Memory		·			
t _{RLRH}	2, 3	RD pulse width	6t _{CLCL} -100		ns
tww	2, 3	WR pulse width	6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		5t _{CLCL} 125	ns
t _{RHD} x	2, 3	Data hold after RD	0		ns
t _{RHDZ}	2, 3	Data float after RD		2t _{CLCL} 28	ns
t _{LLDV}	2, 3	ALE low to valid data in		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		9t _{CLCL} -165	ns
tuwi	2, 3	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	4t _{CLCL} -80		ns
tavwx	2, 3	Data valid to WR transition	t _{CLCL} -40		ns
twhax	2, 3	Data hold after WR	t _{CLCL} -35		ns
talaz	2, 3	RD low to address float		0	ns
twhih	2, 3	RD or WR high to ALE high	t _{CLCL} -40	t _{CLCL} +40	ns
External Cloc	k	·		L	
енсх	4	High time	17		ns
ССХ	4	Low time	17		ns
ССН	4	Rise time		20	ns
СНСЬ	4	Fall time		20	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 For Philips speed version I only.

80C31/80C51/87C51

AC ELECTRICAL CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 20\%$, $V_{SS} = 0V (80C31/51)^{1, 2, 3}$

			VARIABL	E CLOCK ⁴	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	דואט
1/t _{CLCL}		Oscillator frequency: Speed Versions K	1.2	30	MHz
t uhuu	1	ALE pulse width	2t _{CLCL} -40		ns
[†] AVLL	1	Address valid to ALE low	t _{CLCL} -25	_	ns
LLAX	1	Address hold after ALE low	t _{CLCL} -25		ns
\$LLIV	1	ALE low to valid instruction in		4t _{CLCL} -65	ns
L LPL	1	ALE low to PSEN low	t _{CLCL} -25		ns
t РLРН	1	PSEN pulse width	3t _{CLCL} -45	_	ns
t _{PLIV}	1	PSEN low to valid instruction in		3t _{CLCL} -60	ns
ФXIX	1	Input instruction hold after PSEN	0	<u> </u>	ns
t _{PXIZ}	1	Input instruction float after PSEN		t _{CLCL} -25	ns
taviv	1	Address to valid instruction in		5t _{CLCL} -80	ns
\$PLAZ	1	PSEN low to address float		10	ns
Data Memory		<u> </u>	•	•	
t _{RLRH}	2, 3	RD pulse width	6t _{CLCL} -100		ns
t _{WLWH}	2, 3	WR pulse width	6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		5t _{CLCL} -90	ns
t _{RHOX}	2, 3	Data hold after RD	0		ns
t _{RHDZ}	2, 3	Data float after RD		2t _{CLCL} -28	ns
L LDV	2, 3	ALE low to valid data in		8t _{CLCL} -150	ns
t _{AVDV}	2, 3	Address to valid data in		9t _{CLCL} -165	ns
LLWL	2, 3	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	2, 3	Address valid to WR low or RD low	4t _{CLCL} -75		ns
tavwx	2, 3	Data valid to WR transition	t _{CLCL} -30		ns
twHQX	2, 3	Data hold after WR	t _{CLCL} -25		ns
t _{RLAZ}	2, 3	RD low to address float		0	ns
twhLH	2, 3	RD or WR high to ALE high	t _{CLCL} -25	t _{CLCL} +25	ns
External Cloc	k		•		
снсх	4	High time	15		ns
CLCX	4	Low time	15		ns
СГСН	4	Rise time		20	ns
CHCL	4	Fall time		20	ns

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 80C31/51 to devices with float times up to 30ns is permitted. This limited bus contention will not cause damage to port 0 driv-
- 4. For Philips speed version K only.

80C31/80C51/87C51

EXPLANATION OF THE AC SYMBOLS


Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:


- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid W - WR signal
- X No longer a valid logic level
- Z Float


Examples: t_{AVLL} = Time for address valid to ALE low.


t_{LLPL} = Time for ALE low to PSEN low.







80C31/80C51/87C51






80C31/80C51/87C51











126

80C31/80C51/87C51









80C31/80C51/87C51

EPROM CHARACTERISTICS

The 87C51 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C51 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C51 manufactured by Philips Corporation.

Table 2 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 12 and 13. Figure 14 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 12. Note that the 87C51 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 12. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 2 are held at the 'Program Code Data' levels indicated in Table 2. The ALE/PROG is pulsed low 25 times as shown in Figure 13.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the "Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 14. The other pins are held at the 'Verify Code Data' levels indicated in Table 2. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 92H indicates 87C51

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient

Erasure leaves the array in an all 1s state.

Table 2. EPROM Progamming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0.	V _{PP}	1	0	1	0
Pgm lock bit 1	1	0	0*	V _{PP}	1	1	1	1
Pgm lock bit 2	1	0	0*	V _{PP}	1	1	0	0

NOTES:

1. '0' = Valid low for that pin, '1' = valid high for that pin.


2. $V_{PP} = 12.75V \pm 0.25V$.


3. V_{CC} = 5V±10% during programming and verification.


*ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.

[™]Trademark phrase of Intel Corporation.

80C31/80C51/87C51







129

80C31/80C51/87C51

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_A = 21^{\circ}C$ to +27°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$ (See Figure 15)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
tavgl	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
tsHGL	V _{PP} setup to PROG low	10		us
t _{GHSL}	V _{PP} hold after PROG	10		ЦŞ
t _{GLGH}	PROG width	90	110	us
tavav	Address to data valid		48t _{CLCL}	
t _{ELOZ}	ENABLE low to data valid		48t _{CLCL}	
¹∈ноz	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		us

