

## QUADRUPLE 2-INPUT AND GATE

The HEF4081B provides the positive quadruple 2-input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4081BP(N): 14-lead DIL; plastic  
(SOT27-1)

HEF4081BD(F): 14-lead DIL; ceramic (cerdip)  
(SOT73)

HEF4081BT(D): 14-lead SO; plastic  
(SOT108-1)

( ): Package Designator North America




Fig.3 Logic diagram (one gate).

## FAMILY DATA

I<sub>DD</sub> LIMITS category GATES

see Family Specifications

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	typ.	max.	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5 10 15	$t_{PHL}$	55 25 20	110 50 40	ns ns ns
	5 10 15	$t_{PLH}$	45 20 15	90 40 30	ns ns ns
LOW to HIGH	5 10 15	$t_{TTL}$	60 30 20	120 60 40	ns ns ns
Output transition times	5 10 15	$t_{THL}$	60 30 20	120 60 40	ns ns ns
HIGH to LOW	5 10 15	$t_{TLH}$	60 30 20	120 60 40	ns ns ns
LOW to HIGH	5 10 15				

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5 10 15	$450 f_i + \sum(f_o C_L) \times V_{DD}^2$ $2900 f_i + \sum(f_o C_L) \times V_{DD}^2$ $11700 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$