





Power MOSFET

PRODUCT SUMMARY	
V _{DS} (V)	- 200
R _{DS(on)} (Ω)	V _{GS} = - 10 V 3.0
Q _g (Max.) (nC)	8.9
Q _{gs} (nC)	2.1
Q _{gd} (nC)	3.9
Configuration	Single



FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR9210/SiHFR9210)
- Straight Lead (IRFU9210/SiHFU9210)
- Available in Tape and Reel
- P-Channel
- Fast Switching
- Lead (Pb)-free Available



DESCRIPTION

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION				
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)
Lead (Pb)-free	IRFR9210PbF	IRFR9210TRPbFa	-	IRFU9210PbF
	SiHFR9210-E3	SiHFR9210T-E3 ^a	-	SiHFU9210-E3
SnPb	IRFR9210	IRFR9210TR ^a	IRFR9210TRL ^a	IRFU9210
	SiHFR9210	SiHFR9210T ^a	SiHFR9210TL ^a	SiHFU9210

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T _C = 25 °C, unless otherwise noted				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	- 200	V
Gate-Source Voltage		V _{GS}	± 20	
Continuous Drain Current	V _{GS} at - 10 V	T _C = 25 °C	I _D	- 1.9
		T _C = 100 °C		- 1.2
Pulsed Drain Current ^a		I _{DM}	- 7.6	A
Linear Derating Factor			0.20	
Linear Derating Factor (PCB Mount) ^e			0.020	W/°C
Single Pulse Avalanche Energy ^b		E _{AS}	300	mJ
Repetitive Avalanche Current ^a		I _{AR}	- 1.9	A
Repetitive Avalanche Energy ^a		E _{AR}	2.5	mJ
Maximum Power Dissipation	T _C = 25 °C	P _D	25	
Maximum Power Dissipation (PCB Mount) ^e	T _A = 25 °C		2.5	W
Peak Diode Recovery dV/dt ^c		dV/dt	- 5.0	V/ns
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s		260 ^d	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = - 50 V, starting T_J = 25 °C, L = 124 mH, R_G = 25 Ω, I_{AS} = - 1.9 A (see fig. 12).
- c. I_{SD} ≤ - 1.9 A, dI/dt ≤ 70 A/μs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	-	110	°C/W
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	5.0	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS T _J = 25 °C, unless otherwise noted								
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = - 250 μA		- 200	-	-	V	
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = - 1 mA		-	- 0.23	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = - 250 μA		- 2.0	-	- 4.0	V	
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I _{DS}	V _{DS} = - 200 V, V _{GS} = 0 V		-	-	- 100	μA	
		V _{DS} = - 160 V, V _{GS} = 0 V, T _J = 125 °C		-	-	- 500		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D = - 1.1 A ^b	-	-	3.0	Ω	
Forward Transconductance	g _f	V _{DS} = - 50 V, I _D = - 1.1 A		0.98	-	-	S	
Dynamic								
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = - 25 V, f = 1.0 MHz, see fig. 5		-	170	-	pF	
Output Capacitance	C _{oss}			-	54	-		
Reverse Transfer Capacitance	C _{rss}			-	16	-		
Total Gate Charge	Q _g	V _{GS} = - 10 V	I _D = - 1.3 A, V _{DS} = - 160 V, see fig. 6 and 13 ^b	-	-	8.9	nC	
Gate-Source Charge	Q _{gs}			-	-	2.1		
Gate-Drain Charge	Q _{gd}			-	-	3.9		
Turn-On Delay Time	t _{d(on)}	V _{DD} = - 100 V, I _D = - 2.3 A, R _G = 24 Ω, R _D = 41 Ω, see fig. 10 ^b		-	8.0	-	ns	
Rise Time	t _r			-	12	-		
Turn-Off Delay Time	t _{d(off)}			-	11	-		
Fall Time	t _f			-	13	-		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L _S			-	7.5	-		
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 1.9	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 7.6		
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = - 1.9 A, V _{GS} = 0 V ^b		-	-	- 5.8	V	
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = - 2.3 A, dI/dt = 100 A/μs ^b		-	110	220	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.56	1.1	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)						

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.



IRFR9210, IRFU9210, SiHFR9210, SiHFU9210

KERSEMI

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, $T_C = 25^\circ\text{C}$




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics, $T_C = 150^\circ\text{C}$








Fig. 4 - Normalized On-Resistance vs. Temperature





IRFR9210, IRFU9210, SiHFR9210, SiHFU9210

KERSEMI




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = -5 \text{ V}$ for logic level and -3 V drive devices

Fig. 14 - For P-Channel