

# SPECIFICATION FOR APPROVAL

- ( **♦** ) Preliminary Specification
- ) Final Specification

(


Title


## 17.1" WXGA+ TFT LCD

Customer	General
MODEL	

SUPPLIER	LG.Philips LCD Co., Ltd.			
*MODEL	LP171WP4			
Suffix	TLR1			

\*When you obtain standard approval, please use the above model name without suffix







## <u>Contents</u>

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6
3-2	INTERFACE CONNECTIONS	7
3-3	SIGNAL TIMING SPECIFICATIONS	9
3-4	SIGNAL TIMING WAVEFORMS	9
3-5	COLOR INPUT DATA REFERNECE	10
3-6	POWER SEQUENCE	11
4	OPTICAL SFECIFICATIONS	12
5	MECHANICAL CHARACTERISTICS	16
6	RELIABLITY	20
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	21
7-2	EMC	21
8	PACKING	
8-1	DESIGNATION OF LOT MARK	22
8-2	PACKING FORM	22
9	PRECAUTIONS	23
A	APPENDIX. Enhanced Extended Display Identification Data	25



### **RECORD OF REVISIONS**

Revision No	Revision Date	Page	Description	EDID ver
0.0	Oct. 15. 2007	-	First Draft (Preliminary Specification)	0.0
0.1	Dec. 12. 2007	6	Add Power Consumption Specification	0.0
		14	Add Color Coordinates Specification	
		15	Add Gray scale Specification	1
		17	Add Mother Glass Thickness	
		20	Add Drawing : Rear View – Drive IC and T-Con Position	1
		22	Add Drawing : B/L Structure	1
0.2	Jan. 10. 2008	31,33	Modify E-EDID Table (Add Color Coordinates Specification) (CheckSum "D8" → "1E")	0.1
1.0	Jan. 28. 2008	-	Final Draft	-




#### **1. General Description**

The LP171WP4 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode Fluorescent Lamp (CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 17.1 inches diagonally measured active display area with WXGA+ resolution(900 vertical by 1440 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors.

The LP171WP4 has been designed to apply the interface method that enables low power, high speed, low EMI.

The LP171WP4 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP171WP4 characteristics provide an excellent flat display for office automation products such as Notebook PC.



#### **General Features**

Active Screen Size	17.1 inches diagonal
Outline Dimension	382.2(H, typ) × 244.5(V, typ) × 6.5(D,max) [mm]
Pixel Pitch	0.255mm × 0.255 mm
Pixel Format	1440 horiz. By 900 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	220 cd/m <sup>2</sup> (Typ.5 point)
Power Consumption	Total 6.70 Watt(Typ.) @ LCM circuit 1.90 Watt(Typ.), B/L input 4.80Watt(Typ.)
Weight	705g (Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Hard Coating(2H), Glare treatment of the front polarizer
RoHS Comply	Yes




### 2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Parameter	Symbol	Val	ues	Units	Notes	
	Symbol	Min	Max	Units		
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 $\pm$ 5°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

#### Table 1. ABSOLUTE MAXIMUM RATINGS

Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.





#### **3. Electrical Specifications**


### **3-1. Electrical Characteristics**

The LP171WP4 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input which powers the CCFL, is typically generated by an inverter. The inverter is an external unit to the LCD.

Deremeter	Symbol		Values		Linit	Natas	
Parameter	Symbol	Min Typ		Max	Unit	Notes	
MODULE :							
Power Supply Input Voltage	VCC	3.0	3.3	3.6	V <sub>DC</sub>		
Power Supply Input Current	I <sub>cc</sub>	-	575	660	mA	1	
Power Consumption	Pc	-	1.90	2.18	Watt	1	
Differential Impedance	Zm	90	100	110	Ohm	2	
LAMP :							
Operating Voltage	V <sub>BL</sub>	715(7.0mA)	738(6.5mA)	930(3.0mA)	V <sub>RMS</sub>		
Operating Current	I <sub>BL</sub>	3.0	6.5	7.0	mA <sub>RMS</sub>	3	
Power Consumption	P <sub>BL</sub>	-	4.80	5.01			
Operating Frequency	f <sub>BL</sub>	40	60	70	kHz		
Discharge Stabilization Time	Ts	-	-	3	Min	4	
Life Time		10,000	-	-	Hrs	5	
Established Starting Voltage at 25℃ at 0 ℃	Vs			1300 1500	V <sub>rms</sub> V <sub>rms</sub>		

Note)

1. The specified current and power consumption are under the Vcc = 3.3V , 25 °C, fv = 60Hz condition whereas Mosaic pattern is displayed and fv is the frame frequency.



- 2. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.
- 3. The typical operating current is for the typical surface luminance (LWH) in optical characteristics.
- 4. Define the brightness of the lamp after being lighted for 5 minutes as 100%, Ts is the time required for the brightness of the center of the lamp to be not less than 95%.





#### Note)

- 5. The life time is determined as the time at which brightness of lamp is 50% compare to that of initial value at the typical lamp current.
- 6. The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Asymmetrical ratio is less than 10%) Please do not use the inverter which has asymmetrical voltage and asymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.
- 7. It is defined the brightness of the lamp after being lighted for 5 minutes as 100%.  $T_s$  is the time required for the brightness of the center of the lamp to be not less than 95%.
- 8. The lamp power consumption shown above does not include loss of external inverter. The applied lamp current is a typical one.
- 9. Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp, are following.

It shall help increase the lamp lifetime and reduce leakage current.

- a. The asymmetry rate of the inverter waveform should be less than 10%.
- b. The distortion rate of the waveform should be within  $\sqrt{2}$   $\pm10\%.$ 
  - \* Inverter output waveform had better be more similar to ideal sine wave.






- 10. Inverter open voltage must be more than lamp voltage for more than 1 second for start-up. Otherwise, the lamps may not be turned on.
  - \* Do not attach a conducting tape to lamp connecting wire.

If the lamp wire attach to a conducting tape, TFT-LCD Module has a low luminance and the inverter has abnormal action. Because leakage current is occurred between lamp wire and conducting tape.


Ex of current wave)




Normal current wave - Standard



Abnormal current wave - Bad



Abnormal current wave - Bad



Abnormal current wave - Bad



#### 3-2. Interface Connections

This LCD employs two interface connections, a 30 pin connector is used for the module electronics interface and the other connector is used for the integral backlight system. The electronics interface connector is a model GT101-30S-HR11 manufactured by LSC.

2VCCPower Supply, 3.3V Typ.3VCCPower Supply, 3.3V Typ.4V EEDIDDDC 3.3V power5NCNo Connection6CIk EEDIDDDC Clock7DATA EEDIDDDC Data8Odd_RIN 0+Positive LVDS differential data input9Odd_RIN 0+Positive LVDS differential data input10GNDGround11Odd_RIN 1+Negative LVDS differential data input2Odd_RIN 1+Positive LVDS differential data input3Odd_RIN 1+Positive LVDS differential data input4VEEDIDDEC LVDS differential data input4VEEDIDDEC Data5DATA EEDIDDEC Data6ClockPositive LVDS differential data input2Connector2Mating : FI-X30M or ee	
3       VCC       Power Supply, 3.3V Typ.         4       V EEDID       DDC 3.3V power         5       NC       No Connection         6       CIK EEDID       DDC Clock         7       DATA EEDID       DDC Data         8       Odd_RIN       0+         9       Odd_RIN       0+         10       GND       Ground         11       Odd_RIN       1+         12       Odd_RIN       1+         12       Odd_RIN       1+	
4       V EEDID       DDC 3.3V power       1, Interface chips         5       NC       No Connection       1.1 LCD : SW, SW0604         6       CIk EEDID       DDC Clock       1.2 System : THC63LVDF         7       DATA EEDID       DDC Data       or equivalent         8       Odd_RIN 0-       Negative LVDS differential data input       * Pin to Pin compatible         9       Odd_RIN 0+       Positive LVDS differential data input       2. Connector         10       GND       Ground       2.1 LCD : IS100-C30R-         11       Odd_RIN 1+       Negative LVDS differential data input       GT101-30S-H         12       Odd_RIN 1+       Positive LVDS differential data input       2.2 Mating : FI-X30M or et	
5NCNo Connection1.1 LCD : SW, SW06046CIK EEDIDDDC Clockincluding LVDS Rece7DATA EEDIDDDC Data0 dd_RIN 0-Negative LVDS differential data input90 dd_RIN 0+Positive LVDS differential data input* Pin to Pin compatible10GNDGround2. Connector110 dd_RIN 1+Negative LVDS differential data inputGT101-30S-H120 dd_RIN 1+Positive LVDS differential data input2.2 Mating : FI-X30M or eta	
6       CIK EEDID       DDC Clock       including LVDS Rece         7       DATA EEDID       DDC Data       or equivalent         8       Odd_R <sub>IN</sub> 0-       Negative LVDS differential data input       * Pin to Pin compatible         9       Odd_R <sub>IN</sub> 0+       Positive LVDS differential data input       2. Connector         10       GND       Ground       GT101-30S-F         11       Odd_R <sub>IN</sub> 1+       Positive LVDS differential data input       GT101-30S-F         12       Odd_R <sub>IN</sub> 1+       Positive LVDS differential data input       2.2 Mating : FI-X30M or e	
6       CIK EEDID       DDC Clock       1.2 System : THC63LVDI         7       DATA EEDID       DDC Data       or equivalent         8       Odd_R <sub>IN</sub> 0-       Negative LVDS differential data input       * Pin to Pin compatible         9       Odd_R <sub>IN</sub> 0+       Positive LVDS differential data input       2. Connector         10       GND       Ground       GT101-30S-F         12       Odd_R <sub>IN</sub> 1+       Positive LVDS differential data input       2.2 Mating : FI-X30M or e	
7       DATA EEDID       DDC Data       or equivalent         8       Odd_R <sub>IN</sub> 0-       Negative LVDS differential data input       * Pin to Pin compatible         9       Odd_R <sub>IN</sub> 0+       Positive LVDS differential data input       2. Connector         10       GND       Ground       2.1 LCD       :IS100-C30R-GT101-30S-Fits compatible         12       Odd_R <sub>IN</sub> 1+       Positive LVDS differential data input       GT101-30S-Fits compatible         2.2 Mating : FI-X30M or experimental data input       2.2 Mating : FI-X30M or experimental data input	
9       Odd_R <sub>IN</sub> 0+       Positive LVDS differential data input       2. Connector         10       GND       Ground       2.1 LCD       :IS100-C30R-         11       Odd_R <sub>IN</sub> 1-       Negative LVDS differential data input       GT101-30S-H         12       Odd_R <sub>IN</sub> 1+       Positive LVDS differential data input       2.2 Mating : FI-X30M or etail	
10       GND       Ground       2.1 COnnector         11       Odd_R <sub>IN</sub> 1-       Negative LVDS differential data input       2.1 LCD       :IS100-C30R- GT101-30S-F its compatible         12       Odd_R <sub>IN</sub> 1+       Positive LVDS differential data input       2.2 Mating : FI-X30M or e	with LVDS
10Ground2.1 LCD:IS100-C30R-110dd_RIN 1-Negative LVDS differential data inputGT101-30S-H120dd_RIN 1+Positive LVDS differential data input2.2 Mating : FI-X30M or etail	
12       0dd_R <sub>IN</sub> 1+       Positive LVDS differential data input       its compatible         2.2 Mating : FI-X30M or e	C15 ,UJU Elec.
12 Udd_R <sub>IN</sub> 1+ Positive LVDS differential data input 2.2 Mating : FI-X30M or e	HR11,LS Cable
14 Odd_R <sub>IN</sub> 2- Negative LVDS differential data input	
15 Odd_R <sub>IN</sub> 2+ Positive LVDS differential data input 30 ΠΠ	·····
16 GND Ground	<u>II II</u>
17 Odd_CLKIN- Negative LVDS differential clock input	
18 Odd_CLKIN+ Positive LVDS differential clock input [LCD Module Re	ear View]
19 GND Ground	-
20 Even_R <sub>IN</sub> O- Negative LVDS differential data input	
21 Even_R <sub>IN</sub> 0+ Positive LVDS differential data input	
22 GND Ground	
23 Even_R <sub>IN</sub> 1- Negative LVDS differential data input	
24 Even_R <sub>IN</sub> 1+ Positive LVDS differential data input	
25 GND Ground	
26 Even_R <sub>IN</sub> 2- Negative LVDS differential data input	
27 Even_R <sub>IN</sub> 2+ Positive LVDS differential data input	
28 GND Ground	
29 Even_CLKIN- Negative LVDS differential clock input	
30 Even_CLKIN+ Positive LVDS differential clock input	

#### Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

The backlight interface connector is a model BHSR-02VS-1, manufactured by JST or Compatible. The mating connector part number is AMP1674817-2 or equivalent.


[		
_	Table 4. BACKLIGHT CONNECTOR PIN CONFIGURATION (J3)	

	Pin	Symbol	Description	Notes	
	1	HV	Power supply for lamp (High voltage side)	1	
	2	LV	Power supply for lamp (Low voltage side)	1	
Notes: 1. The high voltage side terminal is colo		1. The high voltage	side terminal is colored Dark Gray and the	ow voltage side terminal is Green.	
	Ver. 1.0 April. 2, 2008			8 / 33	



### 3-3. LVDS Signal Timing Specifications


### 3-3-1. DC Specification




Description	Symb ol	Min	Max	Unit	Notes
LVDS Differential Voltage	V <sub>ID</sub>	100	600	mV	-
LVDS Common mode Voltage	V <sub>CM</sub>	0.6	1.8	V	-
LVDS Input Voltage Range	V <sub>IN</sub>	0.3	2.1	V	-

### 3-3-2. AC Specification


LVDS Clock $LVDS Data$ $LVD$								
Description	Symbol	Min	Max	Unit	Notes			
LVDS Clock to Data Skow Margin	t <sub>SKEW</sub>	- 400	+ 400	ps	85MHz > Fclk ≥ 65MHz			
LVDS Clock to Data Skew Margin	t <sub>SKEW</sub>	- 600	+ 600	ps	65MHz > Fclk ≥ 25MHz			
LVDS Clock to Clock Skew Margin (Even to Odd)	t <sub>SKEW_EO</sub>	- 1/7	+ 1/7	T <sub>clk</sub>	-			
Maximum deviation of input clock frequency during SSC	F <sub>DEV</sub>	-	± 3	%	-			
Maximum modulation frequency of input clock during SSC	F <sub>MOD</sub>	-	200	KHz	-			



< Clock skew margin between channel >



**3-3-3. Data Format** 1) LVDS 2 Port



< LVDS Data Format >

April. 2, 2008



### 3-4. Signal Timing Specifications

This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.

ITEM	Symbol		Min	Тур	Max	Unit	Note
DCLK	Frequency	f <sub>CLK</sub>	-	48.1	-	MHz	1port : fCLK * 2
	Period	Thp	832	880	920		
Hsync	Width	t <sub>wH</sub>	8	16	24	tCLK	1port : fCLK * 2
	Width-Active	t <sub>wha</sub>	720	720	720		
	Period	t <sub>vP</sub>	908	912	924		
Vsync	Width	t <sub>wv</sub>	2	3	5	tHP	
	Width-Active	t <sub>wva</sub>	900	900	900		
	Horizontal back porch	t <sub>HBP</sub>	88	112	128	tCLK	1port : fCLK * 2
Data	Horizontal front porch	t <sub>HFP</sub>	16	32	48	ICLK	1port : fCLK * 2
Enable	Vertical back porch	t <sub>vBP</sub>	4	6	13	tHP	
	Vertical front porch	t <sub>vFP</sub>	2	3	6	u IP	


#### Table 6. TIMING TABLE

### 3-5. Signal Timing Waveforms

Data Enable, Hsync, Vsync



Condition : VCC = 3.3V





### **3-6. Color Input Data Reference**


The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

									Inp	out Co	olor D	ata							
	Color			R	ED					GRE	EEN					BL	UE		
		MSE						MSE					LSB						LSB
	1	R 5	R 4	R 3	R 2	R 1	R 0	G 5	G 4	G 3	G 2	G 1	G 0	B 5	B 4	B 3	B 2	B 1	B 0
	Black	0	0	0 	0 	0	0	0 	0 	0 	0	0	0	0 	0	0	0	0	0 
	Red	1 	1 	1	1	1 	1	0 	0	0	0	0	0	0 		0	0	0	0
	Green	0	0	0	0	0	0	1	1		1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1		1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED																			
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN													• • • • • •			· · · · · · · ·	 		
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	 0	0	0	0	0	0	 0	0	0	0	0	 1
BLUE				•••••	••••					•••••	 		• • • • • •			· · · · · · · · · · · · · · · · · · ·	••••• ••		
	BLUE (62)	0	0	0	0	0	0	 0	0	0	0	0	0	 1	1	1	1	1	0
	BLUE (63)	0	0	0	0	0	0	 0	0	0	0	0	0	 1				 1	 1

Table 7.	COLOR	DATA	REFERENCE



#### **3-7. Power Sequence**



#### Table 8. POWER SEQUENCE TABLE

Parameter		Value	Units	
	Min.	Тур.	Max.	
T <sub>1</sub>	0	-	10	(ms)
T <sub>2</sub>	0	-	50	(ms)
T <sub>3</sub>	200	-	-	(ms)
T <sub>4</sub>	200	-	-	(ms)
T <sub>5</sub>	0	-	50	(ms)
T <sub>6</sub>	3	-	10	(ms)
T <sub>7</sub>	400	-	-	(ms)

#### Note)


- 1. Valid Data is Data to meet "3-3. LVDS Signal Timing Specifications"
- 2. Please avoid floating state of interface signal at invalid period.
- 3. When the interface signal is invalid, be sure to pull down the power supply for LCD VCC to 0V.
- 4. Lamp power must be turn on after power supply for LCD and interface signal are valid.



### 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\Phi$  and  $\Theta$  equal to 0°.


FIG. 1 presents additional information concerning the measurement equipment and method.



#### FIG. 1 Optical Characteristic Measurement Equipment and Method

 •••	110/12	0117.11.0		

Devementer	Current el		Values		Linite	Natas	
Parameter	Symbol	Min Typ		Max	Units	Notes	
Contrast Ratio	CR	350	500	-		1	
Surface Luminance, white	L <sub>WH</sub>	187	220	-	cd/m <sup>2</sup>	2	
Luminance Variation	$\delta_{\text{WHITE}}$	-	1.5	1.7	]	3	
Response Time	$\mathrm{Tr}_{\mathrm{R}}$ + $\mathrm{Tr}_{\mathrm{D}}$		8		ms	4	
Color Coordinates	[				1		
RED	RX	0.572	0.602	0.632	1		
	RY	0.319	0.349	0.379			
GREEN	GX	0.293	0.323	0.353			
	GY	0.521	0.551	0.581	[		
BLUE	BX	0.128	0.158	0.188	[		
	BY	0.111	0.141	0.171			
WHITE	WX	0.283	0.313	0.343			
	WY	0.299	0.329	0.359			
Viewing Angle					1	5	
x axis, right( $\Phi$ =0°)	Θr	40	45		degree		
x axis, left ( $\Phi$ =180°)	ΘΙ	40	45		degree		
y axis, up ( $\Phi$ =90°)	Θu	10	15	-	degree		
y axis, down ( $\Phi$ =270°)	Θd	30	35		degree		
Gray Scale						6	





Note)

1. Contrast Ratio(CR) is defined mathematically as Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

 $L_{WH} = Average(L_1, L_2, \dots, L_5)$ 

3. The variation in surface luminance , The panel total variation ( $\delta_{WHITE}$ ) is determined by measuring L<sub>N</sub> at each test position 1 through 13 and then defined as followed numerical formula. For more information see FIG 2.

 $\delta_{\text{WHITE}} = \frac{\text{Maximum}(L_1, L_2, \dots, L_{13})}{\text{Minimum}(L_1, L_2, \dots, L_{13})}$ 

- 4. Response time is the time required for the display to transition from white to black (rise time,  $Tr_R$ ) and from black to white(Decay Time,  $Tr_D$ ). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.

6.	Gray	scale	specification
----	------	-------	---------------


 $f_{V} = 60$ Hz

Gray Level	Luminance [%] (Typ)
LO	0
L7	1.0
L15	4.6
	11.4
	21.6
L39	35.4
L47	53.0
L55	77.0
L63	100



#### FIG. 2 Luminance


<measuring point for surface luminance & measuring point for luminance variation>



H,V : ACTIVE AREA A : H/4 mm B : V/4 mm C : 10 mm D : 10 mm POINTS : 13 POINTS

#### FIG. 3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".





### **5. Mechanical Characteristics**


The contents provide general mechanical characteristics for the model LP171WP4. In addition the figures in the next page are detailed mechanical drawing of the LCD.


	Horizontal	$382.2\pm0.5$ mm		
Outline Dimension	Vertical	$244.5\pm0.5\text{mm}$		
	Thickness	6.5mm (max)		
Bezel Area	Horizontal	370.6 ± 0.5mm		
	Vertical	$232.9\pm0.5\text{mm}$		
Active Display Area	Horizontal	367.2 mm		
Active Display Area	Vertical	229.5 mm		
Weight	705g (Max.)			
Surface Treatment	Hard Coating(2H), Glare treatment of the front polarizer			
Mother Glass Thickness	Upper Glass (C/F Glass)	0.63 + 0.05 / -0.03 mm		
WOULIER GLASS THICKNESS	Lower Glass (TFT Glass)	0.63 + 0.05 / -0.03 mm		



#### <FRONT VIEW>

#### Note) Unit:[mm], General tolerance: ± 0.5mm






April. 2, 2008

18/33



#### <REAR VIEW>


#### Note) Unit:[mm], General tolerance: $\pm 0.5$ mm






LP171WP4 Liquid Crystal Display

### **Product Specification**



Note) Unit:[mm], General tolerance:  $\pm 0.5$ mm




In order to avoid IC damage, it is not allowed to have such overlappings as cables or antennas, camera, WLAN, WWAN over these COF locations.

Ver. 1.0

April. 2, 2008




[ DETAIL DESCRIPTION OF SIDE MOUNTING SCREW ]



- = 2.0(Min) / 2.5(Max) \* Mounting Screw Hole Depth (B)
  - = 2.5(Min)
- \* Mounting hole location : 3.75(typ.)
- \* Torque : 2.0 kgf.cm(Max)
- (Measurement gauge : torque meter)
- Notes : 1. Screw plated through the method of non-electrolytic nickel plating is preferred to reduce possibility that results in vertical and/or horizontal line defect due to the conductive particles from screw surface.




#### <B/L STRUCTURE>



No	Part Name	No	Part Name
1	Diffuser Up Sheet	7	Supporter Main
2	Prism Up Sheet	8	Cover Bottom
3	Prism Down Sheet	9	Lamp Assembly
4	Diffuser Down Sheet	10	Lamp Housing
5	Light Guide	11	Sheet Fixing Pad (* 4pcs)
6	Reflector	12	Screw (* 2pcs)




### LPL Proposal for system cover design.(Appendix)






#### LPL Proposal for system cover design.





#### LPL Proposal for system cover design.





### 6. Reliability

Environment test condition

No.	Test Item	Conditions
1	High temperature storage test	Ta= 60°C, 240h
2	Low temperature storage test	Ta= -20°C, 240h
3	High temperature operation test	Ta= 50°C, 50%RH, 240h
4	Low temperature operation test	Ta= 0°C, 240h
5	Vibration test (non-operating)	Sine wave, 10 ~ 500 ~ 10Hz, 1.5G, 0.37oct/min 3 axis, 1hour/axis
6	Shock test (non-operating)	Half sine wave, 180G, 2ms one shock of each six faces(I.e. run 180G 2ms for all six faces)
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr

{ Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.



#### 7. International Standards

#### 7-1. Safety

a) UL 60950-1:2003, First Edition, Underwriters Laboratories, Inc., Standard for Safety of Information Technology Equipment.
b) CAN/CSA C22.2, No. 60950-1-03 1<sup>st</sup> Ed. April 1, 2003, Canadian Standards Association, Standard for Safety of Information Technology Equipment.
c) EN 60950-1:2001, First Edition, European Committee for Electrotechnical Standardization(CENELEC) European Standard for Safety of Information Technology Equipment.

### 7-2. EMC

a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. "American National Standards Institute(ANSI), 1992

b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference.

c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization.(CENELEC), 1998 (Including A1: 2000)



### 8. Packing

### 8-1. Designation of Lot Mark

a) Lot Mark



A,B,C : SIZE(INCH)
E : MONTH

D : YEAR F ~ M : SERIAL NO.

Note

1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

#### 2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	А	В	С

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

#### 8-2. Packing Form

- a) Package quantity in one box : 20 pcs
- b) Box Size : 482mm × 371mm × 325mm



### 9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

### 9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental)
- to the polarizer.)(7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

### 9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage :  $V=\pm 200 \text{mV}(\text{Over and under shoot voltage})$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.



#### 9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

### 9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

### 9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.It is recommended that they be stored in the container in which they were shipped.

### 9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.

Please carefully peel off the protection film without rubbing it against the polarizer.

- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



## APPENDIX A. Enhanced Extended Display Identification Data (EEDID<sup>™</sup>) 1/3

Bvte#	Byte#		Va	lue	Value	-
decimal)	<u> </u>	Field Nam e and Com m ents			(binary)	
		Header			0000 0000	
1	01		F	F	1111 1111	
2	02		F	F	1111 1111	
3	03		F	F	1111 1111	Header
4	04		F	F	1111 1111	
5	05		F		1111 1111	
6	06		F		1111 1111	
7	07 08	[ (C A - C - C - C - C - C - C - C - C - C	0		0000 0000 0011 0010	
9		E SA m anufacturer code(3 Character D) = LPL Com pressed ASCII			0000 1100	
10		Panel Supplier Reserved - Product code = A 103	0		0000 0011	
11		(Hex, LSB first)	A		1010 0001	
12		LCD Module SeraINo. = 0 (If not used)			0000 0000	Vender/
13		LCD Module SeraiNo. = 0 (If not used)	0		0000 0000	Product D
13		LCD Module SeraiNo. = 0 (If not used)	0	-	0000 0000	
14		LCD Modue Seraino 0 (Inotused) LCD Modue Seraino 0 (Inotused)	0	-	0000 0000	
15		W eek of M anufacture = 00	0		0000 0000	
17			1		0001 0001	
17		Year of m anufacture = 2007 ED D Structure version # = 1			0001 0001	EDD Version/
10		ED D Revision # = 2	0		0000 0001	Revision
20		Video input definition = Digita I I/p,non TMDS CRGB			1000 0000	пстроп
21		Max H in age size (cm) = $36.72$ cm (37)	2		0010 0101	Display
22		Max V in age size(cm) = 22.95cm(23)	1	7	0001 0111	Parameter
23		D isp by gam m a = 2.20	7	8	0111 1000	
24		Feature support(DPMS) = Active off.RGB Cobr	0		0000 1010	
25		Red/Green by Bits	1		0001 1100	
26		B lue/W hite Low B its			1000 0101	
27 28		Red X         Rx = 0.602           Red Y         Ry = 0.349	9 5	A	1001 1010 0101 1001	
20		G reen X G x = 0.323	5	2	0101 1001	Cobr
30		G reen Y $G y = 0.551$			1000 1101	Characteristic
31		B lue X $Bx = 0.158$	2		0010 1000	0112120101010
32	20	B lue Y By = 0.141	2		0010 0100	
33		W hite X W x = 0.313	5	0	0101 0000	
34		W hite Y W y = 0.329	5		0101 0100	
35		Established Timing I			0000 0000	Established
36		Established Timing II			0000 0000	Tim ings
37		Manufacturer's Timings Charlend Timing Heat Winston 1 was not used			0000 0000	
38 39		<u>Standard Tim ing Identification 1 was notused</u> Standard Tim ing Identification 1 was notused	0		0000 0001	
<u> </u>					0000 0001	
40		Standard T in ing Identification 2 was not used Standard T in ing Identification 2 was not used			0000 0001	
			0			
42 43		Standard Tim ing Identification 3 was not used	0	1	0000 0001	
43		Standard Tim ing Identification 3 was not used Standard Tim ing Identification 4 was not used	0	1	0000 0001	Standard
44		Standard Timing dentification 4 was not used Standard Timing Identification 4 was not used	0	1	0000 0001	Standard Timing D
45		Standard Timing Identification 4 was not used Standard Timing Identification 5 was not used	0	1	0000 0001	
40		Standard Tim ng bentification 5 was not used Standard Tim ng bentification 5 was not used	0	1	0000 0001	
47		Standard Timing dentification 5 was not used Standard Timing Identification 6 was not used	0	1	0000 0001	
40		Standard Tim ng dentification 6 was not used Standard Tim ng ldentification 6 was not used	0	1	0000 0001	
		Standard Tim ng dentification o was not used Standard Tim ng dentification 7 was not used	0	1	0000 0001	
50		Standard Tim ng dentification 7 was not used Standard Tim ng dentification 7 was not used	0	1	0000 0001	
51		Standard Timing dentification 7 was not used Standard Timing Identification 8 was not used	0	1	0000 0001	
52			0			
23	35	Standard Tim ing Identification 8 was not used	U		0000 0001	



LP171WP4 Liquid Crystal Display

## **Product Specification**

	Byte#	Field Nam e and Com m ents	Va			
(decimal)					(b nary)	
54 55		1440 X 900 @ 60Hz m ode : pixelcbck = 96.21MHz (Stored LSB first)	9	5	1001 0101 0010 0101	
56		Horizonta I Active = 1440 pixels	Δ	0	1010 0000	
57		Horizonta IB anking = 320 p ke s	4	0	0100 0000	
58		Horizonta I Active : Horizonta I B tanking = 1440 : 320	5	1	0101 0001	
59		Vertical Avtive = 900 lines	8	4	1000 0100	
60		Vertica IB anking = 12 lines	0	С	0000 1100	Detailed
61		Vertica Active : Vertica B anking = 900 : 12	3	0	0011 0000	Tim ing
62		Horizontal Sync. 0 ffset = 64 pixels			0100 0000	Description
63		Horizontal Sync Pulse Width = 32 pixels	2	0	0010 0000	#1
64		VerticalSync0ffset = 1 lines, SyncWidth = 3 lines	1	3	0001 0011	
65		HorizontalVertical Sync 0 ffset/W idth upper 2b its = 0			0000 0000	
66		Horizontal Im age Size = 367.2mm(367)	6	F	0110 1111	
67		Vertical In age Size = 229.5mm(230)	E	6	1110 0110	
68		Horizontal & Vertical In age Size			0001 0000	
<u>69</u> 70		Horizonta I Border = 0 Vertica I Border = 0			0000 0000	
70 71		VERTICA I BORDER = U Non-interlaced,Nommaldisplay,nostereo,Digita I separate sync,H/V pol negatives			0000 0000	
71					0000 0000	
72	48 49	Detailed Timing Descriptor #2			0000 0000	
73	49 4A		0	0	0000 0000	
75	4B				0000 0000	
76	4C				0000 0000	
77	4D				0000 0000	
78	4E		0	0	0000 0000	Detailed
79	4F				0000 0000	Tim ing
80	50				0000 0000	Description
81	51				0000 0000	#2
82	52				0000 0000	
83	53				0000 0000	
84	55				0000 0000	
85	55				0000 0000	
86	56				0000 0000	
87	57				0000 0000	
88	58 59				0000 0000	
89 90		Detailed Timing Descriptor#3			0000 0000	
90 91	58		0	0	0000 0000	
92	50 50		0	0	0000 0000	
93	50 5D				1111 1110	
94	5E				0000 0000	
95	5F	L			0100 1100	
96	60	G	4		0100 0111	Detailed
97	61	Р	5	0	0101 0000	Tim ing
98	62	h			0110 1000	Description
99	63	i			0110 1001	#3
100	64				0110 1100	
101	65	i	6		0110 1001	
102	66	p			0111 0000	
103	67	S			0111 0011	
104	68				0100 1100	
105 106	69 6A	CD			0100 0011 0100 0100	
106	6A 6B	LF			0000 1010	
107	ΩВ		U	А		



## APPENDIX A. Enhanced Extended Display Identification Data (EEDID<sup>™</sup>) 3/3

Byte# (decimal)	<mark>Byte#</mark> (HEX)			ulue EX		
108		Detailed Timing Descriptor #4	0	0	0000 0000	
109	6D		0	0	0000 0000	
110	6E		0	-	0000 0000	
111	6F		F	Ε		
112	70		0	-	0000 0000	
113	71	L	4		0100 1100	
114	72	Р	5	0	0101 0000	Detailed
115	73	1	3	1	0011 0001	Tin ing
116	74	7	3	7	0011 0111	Description
117	75	1	3	1	0011 0001	#4
118	76	W	5	7	0101 0111	
119	77	P	5	0	0101 0000	
120	78	4	3	4	0011 0100	
121	79	-	2	D	0010 1101	
122	7A	Τ	5	4	0101 0100	
123	7B	L	4		0100 1100	
124	7C	R	5	2	0101 0010	
125	7D	1	3	1	0011 0001	
126	7E	Extension flag = 00	0	0	0000 0000	Extension Flag
127	7F	Checksum	1	Ε	0001 1110	Checksum