# **High Efficiency Ultra Small Thinnest White LED Driver**

The NCP5602 product is a dual output LED driver dedicated to the LCD display backlighting.

The built-in DC-DC converter is based on a high efficient charge pump structure with operating mode 1x and 1.5x. It provides a peak 87% efficiency together with a 0.2% LED to LED matching.

#### **Features**

- 2.7 to 5.5 V Input Voltage Range
- 87% Peak Efficiency with 1x and 1.5x Mode
- ICON Function Implemented
- Built-in Short Circuit Protection
- Provides Two Independent LED Drives
- Support I2C Protocol
- Smallest Available Package on the Market
- Tight 0.2% LED to LED Matching
- This is a Pb-Free Device

#### **Typical Applications**

- Portable Back Light
- Digital Cellular Phone Camera Photo Flash
- LCD and Key Board Simultaneously Drive




Figure 1. Typical Multiple White LED Driver



## ON Semiconductor®

http://onsemi.com

## MARKING DIAGRAM





ZA = Specific Device Code

M = Date Code

= Pb–Free Package

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**

		GND	C1N		
LED1	2	1	12	11	Vbat
LED2	3			10	C1P
IREF	4			9	C2N
SDA	5			8	C2P
SCL	6			7	VOUT
		(Top '	View)		

#### **ORDERING INFORMATION**

Device	Package	Shipping†
NCP5602MUTBG	LLGA12 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 2. Simplified Block Diagram

## PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Function	Description
1	GND	POWER	This pin is the GROUND signal for the analog and digital blocks and must be connected to the system ground. This pin is the GROUND reference for the DC–DC converter and the output current control. The pin must be connected to the system ground, a ground plane being strongly recommended.
2	LED1	INPUT, POWER	This pin sinks to ground and monitors the current flowing into the first LED, intended to be used in backlight application. The current is limited to 30 mA maximum (see Note 2). When the ICON bit of the LED–REG register is High, the LED2 fulfills the ICON function. In this case, LED1 is deactivated.
3	LED2	INPUT, POWER	This pin sinks to ground and monitors the current flowing into the second LED, intended to be used in backlight application. The current is limited to 30 mA maximum (see Note 2). When the ICON bit of the LED–REG register is High, the LED2 fulfills the ICON function. In this case, LED1 is deactivated. The ICON current is 600 $\mu\text{A}$ typical.
4	I <sub>REF</sub>	INPUT, ANALOG	This pin provides the reference current, based on the internal bandgap voltage reference, to control the output current flowing in the LED. A 1% tolerance, or better, resistor shall be used to get the highest accuracy of the LED biases. An external current source can be used to bias this pin to dim the light coming out of the LED.
			In no case shall the voltage at pin 4 be forced either higher or lower than the 600 mV provided by the internal reference.
5	SDA	INPUT, DIGITAL	This pin carries the data provided by the I2C protocol. The content of the SDA byte is used to program the mode of operation and to set up the output current (see Table 2).
6	SCL	INPUT, DIGITAL	This pin carries the I2C clock to control the DC–DC converter and to set up the output current. The SCL clock is associated with the SDA signal.
7	VOUT	OUTPUT, POWER	This pin provides the output voltage supplied by the DC–DC converter. The Vout pin must be bypassed by 1.0 µF ceramic capacitor located as close as possible to the pin to properly bypass the output voltage to ground. The circuit shall not operate without such bypass capacitor properly connected to the Vout pin.  The output voltage is internally clamped to 5.5 V maximum in the event of no load situation. On the other hand, the output current is limited to 40 mA
			(typical) in the event of a short circuit to ground.
8	C2P	POWER	One side of the external charge pump capacitor ( $C_{FLY}$ ) is connected to this pin, associated with C2N (see Note 1).
9	C2N	POWER	One side of the external charge pump capacitor ( $C_{FLY}$ ) is connected to this pin, associated with C2P (see Note 1).
10	C1P	POWER	One side of the external charge pump capacitor ( $C_{FLY}$ ) is connected to this pin, associated with C1N, pin 11 (see Note 1).
11	VBAT	INPUT, POWER	Input Battery voltage to supply the analog and digital blocks. The pin must be decoupled to ground by a 1.0 $\mu$ F ceramic capacitor.
12	C1N	POWER	One side of the external charge pump capacitor ( $C_{FLY}$ ) is connected to this pin, associated with C1P, pin 10 (see Note 1).

Using low ESR ceramic capacitor is mandatory to optimize the Charge Pump efficiency.
 Total DC-DC output current is limited to 60 mA.

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply	$V_{BAT}$	-0.3 <v 7.0<="" <="" td=""><td>V</td></v>	V
Output Power Supply	Vout	7.0	V
Digital Input Voltage Digital Input Current	SCL, SDA	-0.3 < V < V <sub>BAT</sub>	V mA
Human Body Model: R = 1500 $\Omega$ , C = 100 pF (Note 3) Machine Model	ESD	2.0 200	kV V
LLGA12 Package Power Dissipation @ T <sub>A</sub> = +85°C (Note 4) Thermal Resistance, Junction–to–Case Thermal Resistance, Junction–to–Air	P <sub>D</sub> R <sub>θJC</sub> R <sub>θJA</sub>	200 51 200	mW °C/W °C/W
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +85	°C
Operating Junction Temperature Range	T <sub>J</sub>	-40 to +125	°C
Maximum Junction Temperature	T <sub>Jmax</sub>	+150	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Latchup Current Maximum Rating per JEDEC Standard: JESD78	-	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 3. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114. Machine Model (MM) ±200V per JEDEC standard: JESD22–A115.
- 4. The maximum package power dissipation limit must not be exceeded.
- 5. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

**POWER SUPPLY SECTION** (Typical values are referenced to  $T_A = +25^{\circ}$ C, Min & Max values are referenced  $-40^{\circ}$ C to  $+85^{\circ}$ C ambient temperature, operating conditions 2.85 V < Vbat < 5.5 V, unless otherwise noted.)

Rating	Pin	Symbol	Min	Тур	Max	Unit
Power Supply	11	$V_{\text{bat}}$	2.7	_	5.5	V
Continuous DC Current in the Load @ Vf = 3.0 V, ICON = L @ 3.2 V < Vbat < 5.5 V @ 3.0 V < Vbat < 5.5 V		l <sub>out</sub>	60 45	- -	- -	mA
Output ICON Current (ICON = H) @ $T_j$ = + 25°C, Vf = 2.8 V, Vbat = 3.6 V	7	I <sub>ICONTROL</sub>	-	600	850	μΑ
Continuous Output Short Circuit Current	7	Isch	-	45	150	mA
Output Voltage Compliance (OVP)	7	Vout	4.8	_	5.7	V
DC–DC Start Time (Cout = 1.0 $\mu$ F) 3.0 V < Vbat = Nominal < 5.5 V from Last ACK Bit to Full Load Operation	12	Tstart	-	150	-	μS
Output Voltage Turn Off Time from Last ACK Bit to Vout = 5%	12	Toff	_	300	-	μS
Standby Current, Vbat = 3.6 V, lout = 0 mA, ICON = L  @ SCL = SDA = L  @ SCL = SDA = H (No Port Activity)		I <sub>stdb</sub>	-	-	6.0 12	μА
Operating Current, @ lout = 0 mA, ICON = H, Vbat = 3.6 V	11	I <sub>op</sub>	-	750	-	μΑ
Output LED to LED Current Matching, @ 3.0 V < Vbat < 4.2 V, I <sub>LED</sub> = 10 mA, LED1 & LED2 are Identical –25°C < Ta < 85°C		I <sub>MAT</sub>	1.0	±0.2	1.0	%
Output Current Tolerance @ Vbat = 3.6 V, $I_{LED}$ = 10 mA $-25^{\circ}$ C < Ta < $85^{\circ}$ C	2, 3	I <sub>TOL</sub>	-	±3.0	-	%
Charge Pump Operating Frequency –40°C < Ta < 85°C		Fpwr	_	1.0	-	MHz
Thermal Shutdown Protection		T <sub>SD</sub>	_	160	-	°C
Thermal Shutdown Protection Hysteresis		T <sub>SDH</sub>	_	30	-	°C
Efficiency - LED1 = LED2 = 10 mA, Vf = 3.2 V, Vbat = 3.2 V (Total = 20 mA) - LED1 = LED2 = 30 mA, Vf = 3.4 V, Vbat = 3.75 V (Total = 60 mA)	- -	E <sub>PWR</sub>	- -	87 84	- -	%

**ANALOG SECTION** (Typical values are referenced to  $T_A = +25^{\circ}C$ , Min & Max values are referenced  $-40^{\circ}C$  to  $+85^{\circ}C$  ambient temperature, operating conditions 2.85 V < Vbat < 5.5 V, unless otherwise noted.)

Rating		Symbol	Min	Тур	Max	Unit
Reference Current @ Vref = 600 mV (Note 7)	4	I <sub>REF</sub>	1.0	-	60	μΑ
Reference Voltage (Note 7)		V <sub>REF</sub>	-3%	600	+3%	mV
Reference Current (IREF) Current Ratio (see Table 2)		I <sub>LEDR</sub>	-	16	-	_

<sup>6.</sup> The overall output current tolerance depends upon the accuracy of the external resistor. Using 1% or better resistor is recommended.

**DIGITAL PARAMETERS SECTION** (Typical values are referenced to  $T_A = +25^{\circ}C$ , Min & Max values are referenced  $-40^{\circ}C$  to  $+85^{\circ}C$  ambient temperature, operating conditions 2.85 V < Vbat < 5.5 V, unless otherwise noted.) Note: Digital inputs undershoot < -0.30 V to ground, Digital inputs overshoot < 0.30 V to  $V_{BAT}$ .

o , o i						
Rating		Symbol	Min	Тур	Max	Unit
InputI2C Clock Frequency (Note 8)	6	F <sub>SCK</sub>	_	-	400	kHz
Positive Going Input High Voltage Threshold, SCL, SDA Signals	5, 6	V <sub>IH</sub>	1.3	-	V <sub>BAT</sub>	V
Negative Going Input High Voltage Threshold, SCL, SDA Signals	5, 6	V <sub>IL</sub>	0	-	0.4	V

<sup>8.</sup> Parameter not tested in production, guaranteed by design.

<sup>7.</sup> The external circuit must not force the I<sub>REF</sub> pin voltage either higher or lower than the 600 mV specified. The limits represent the min/max values one can force to run the normal operation.

#### **APPLICATION INFORMATION**

#### DC-DC Operation

The converter is based on a charge pump technique to generate a DC voltage capable to supply the White LED load. The system regulates the current flowing into each LED by means of internal current mirrors associated with the white diodes. Consequently, the output voltage will be equal to the Vf of the LED, plus the drop voltage (ranging from 200 mV to 400 mV, depending upon the output current) developed across the internal NMOS mirror. Typically, assuming a standard white LED forward biased at 10 mA, the output voltage will be 3.8 V.


The built—in OVP circuit continuously monitor each output and stops the converter when the voltage is above 5.0 V. The converter resumes to normal operation when the voltage drops below 5.0 V (no latchup mechanism). Consequently, the chip can operate with no load during any test procedures.

#### **Load Current Calculation**

The load current is derived from the 600 mV reference voltage provided by the internal Bandgap associated to the external resistor connected across  $I_{REF}$  pin and Ground (see Figure 3). In any case, no voltage shall be forced at  $I_{REF}$  pin, either downward or upward.

The reference current is multiplied by the constant k=250 to yield the output load current. Since the reference voltage is based on a temperature compensated Bandgap, a tight tolerance resistor will provide a very accurate load current. The resistor is calculated from the Ohm's law  $(R_{bias}=Vref/I_{REF})$  and a more practical equation can be arranged to define the resistor value for a given output current:

$$R_{bias} = (Vref * k)/lout$$
  
 $R_{bias} = (0.6 * 250)/lout$  (eq. 1)



Consequently, the resistor value will range between  $R_{bias} = 150/30~mA = 5000~\Omega$  and  $R_{bias} = 150/0.5~mA = 300~k\Omega$ . Obviously, the tolerance of such a resistor must be 1% or better, with a 100 ppm thermal coefficient, to get the expected overall tolerance.





Figure 3. Basic Reference Current Source

#### **Load Connection**

The NCP5602 chip is capable to drive the two LED simultaneously, as depicted in Figure 1, but the load can be arranged to accommodate one or two LED if necessary in the application (see Figure 4). In this case, the two current mirrors can be connected in parallel to drive a single power full LED, thus yielding 60 mA current capability in a single LED.






Figure 4. Typical Single and Double LED Connections

Finally, an external network can be connected across Vout and ground, but the current through such network will not be regulated by the NCP5602 chip (see Figure 5). On

top of that, the total current out of the Vout pin shall be limited to 60 mA.




Figure 5. Extra Load Connected to Vout

#### **I2C Protocol**

The standard I2C protocol is used to transfer the data from the MCU to the NCP5602. Leaving aside the

Acknowledge bit, the NCP5602 does not return data back to the MCU.




Figure 6. Basic I2C Timings




Figure 7. Peripheral Address Identification




Figure 8. Basic DATA Transfer from MCU to Peripheral

The physical address of the NCP5602 is 1001 111X, the X being the Read/Write identifier as defined by the I2C specification. Since the NCP5602 does not return data, the first byte of the I2C frame shall be 1001 1110 (\$9E) as depicted in Table 2.

Table 1. NCP5602 Physical I2C Address

I	B7	В6	B5	B4	В3	B2	B1	В0
	1	0	0	1	1	1	1	0

To set up a new output current value, a full frame shall be sent by the MCU. The frame contains three consecutive bytes and shall fulfill the I2C specifications:

First byte : I2C address  $\rightarrow$ \$9E Second byte : internal register address  $\rightarrow$ \$01 Third byte : output current value  $\rightarrow$ \$00 to \$1E

(0 mA to 30 mA, Assuming Rext =  $10 \text{ k}\Omega$ )

The waveforms given in Figure 9 illustrate a typical output current update.




Figure 9. Typical NCP5602 I2C Startup Sequence

#### **Dimming**

The built-in I2C interface provides a simple way to accurately control the output current flowing in the two LED. Such dimming is active under the NORMAL mode only and the LED2 current cannot be adjusted when the ICON mode is active.

The internal register LED–REG[0..7] is set up by the content of the SDA byte sent by the external MCU as depicted in Table 2. For typical application, the 60  $\mu A$  reference current forced by the external resistor is multiply by 16 to get a 1.0 mA/step in the output LED. The waveforms given Figure 10 illustrate a normal programming sequence.

Table 2. LED-REG[0..7] Internal Register Bits Assignment

ſ	B7	B6	B5	B4	В3	B2	B1	В0
ſ	RFU	RFU	ICON	IREF*16*16	IREF*16*8	IREF*16*4	IREF*16*2	IREF*16

[B7,B6] = RFU:bits reserved for future use

B5 = ICON:control the NORMAL/ICON

mode of operation:

ICON = Low → Normal MODE takes place, the two LED are activated and the current can be adjusted from 0 mA to 30 mA maximum

per LED.

ICON = High  $\rightarrow$  ICON mode takes place, LED#1 is deactivated, the current to LED#2 being setup to 450  $\mu$ A. It is not possible to adjust this current.

[B4..B0]= Output LED current. The content of these bits is latched to the current reference on the 8<sup>th</sup> SCK clock pulse.

The DC-DC converter is switched OFF and the two LED are disconnected when LED-REG=\$00.

When the ICON mode is activated, the DC–DC converter is switched OFF, LED#1 is deactivated from the VOUT and 450  $\mu A$  are forced into LED#2. The

waveforms, given Figure 11, illustrate the programming sequence to activate the ICON.




Figure 10. Output Current I2C Programming Sequence




Figure 11. ICON Programming Sequence




Figure 12. Demo Board Schematic Diagram




Figure 13. LED Current Matching




Figure 14. Efficiency as a Function of  $V_{\text{F}}$ ,  $V_{\text{bat}}$ 





Figure 15. NCP5602 Demo Board

#### PACKAGE DIMENSIONS

#### LLGA12 **MU SUFFIX** CASE 513AA-01 **ISSUE O**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994 .
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.20 MM FROM TERMINAL.

  COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.50	0.60			
A1	0.00	0.05			
b	0.15	0.25			
D	2.00 BSC				
D2	0.80	1.00			
E	2.00	BSC			
E2	0.55	0.65			
е	0.40 BSC				
K	0.25				
L	0.30	0.50			
L1	0.40	0.60			

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC makes no warranty. damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death or other applications intended to support of sustain line, or for any other application in which the failure of the SCILLC product could create a stituation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Cente Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative