

DRAM MODULE

512K x 32, 1 MEG x 16
FAST-PAGE-MODE (MT16D(T)51232)
LOW POWER,
EXTENDED REFRESH (MT16D(T)51232 L)

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process.
- Single 5V $\pm 10\%$ power supply
- All device pins are TTL-compatible
- Low power, 48mW (4.8mW L-version) standby; 1,424mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- Multiple $\overline{\text{RAS}}$ lines offer x16 or x32 widths
- 512-cycle refresh distributed across 8ms or 512-cycle extended refresh distributed across 64ms
- FAST-PAGE-MODE access cycle
- Low CMOS standby current, 3.2 μ A maximum (L-version)
- Thin outline using TSOP version

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access
- Components
 - SOJ
 - TSOP

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
- Power/Refresh
 - Normal Power/8ms Blank
 - Low Power/64ms L
- Part Number Example: MT16DT51232GL-6

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8

GENERAL DESCRIPTION

The MT16D(T)51232 is a randomly accessed solid-state memory containing 524,288 words organized in a x32 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY

PIN ASSIGNMENT (Top View)

72-Pin SIMM
 (DE-10) SOJ Version
 (DE-25) TSOP Version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	RAS1	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	NC	50	DQ25	68	PRD2
15	A3	33	RAS3	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST-PAGE-MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A8) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST-PAGE-MODE operation.


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its

**DRAM
MODULE**

correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR or HIDDEN) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms (64ms on L-version), regardless of sequence.

For x16 applications, the corresponding DQ and CAS pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each RAS is then a bank select for the x16 memory organization.

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4C4256
 U1-U16 = MT4C4256 L (L-version)

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					t _R	t _C	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY-WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	X	X	X	High-Z
BATTERY BACKUP (BBU) REFRESH (L-version)		H→L	L	X	X	X	High-Z

PRESENCE DETECT

SYMBOL	-6	-7	-8
PRD1	NC	NC	NC
PRD2	Vss	Vss	Vss
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	16W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 6, 22) (0°C ≤ T_A ≤ 70°C; V_{cc} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	CAS0-CAS3	I _{I1}	-8	8	μA
	A0-A8, $\overline{WE}$	I _{I2}	-32	32	μA
	RAS0-RAS3	I _{I3}	-8	8	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ32	I _{OZ}	-20	20	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{cc1}	32	32	32	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{cc} -0.2V)	I _{cc2}	16	16	16	mA	
		3.2	3.2	3.2	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC [MIN])	I _{cc3}	736	656	576	mA	2, 22
		684	604	524	mA	2,22,24
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = V _{IL} , $\overline{CAS}$, Address Cycling: ¹ PC = ¹ PC [MIN])	I _{cc4}	576	496	416	mA	2, 22
		524	444	364	mA	2,22,24
REFRESH CURRENT: $\overline{RAS}$ -ONLY Average power supply current (RAS Cycling, $\overline{CAS}$ = V _{IH} : ¹ RC = ¹ RC [MIN])	I _{cc5}	736	656	576	mA	2
		684	604	524	mA	2, 24
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC [MIN])	I _{cc6}	736	656	576	mA	2, 19
		684	604	524	mA	2,19,24
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = ¹ RAS (MIN) to 1μs; $\overline{WE}$, A0-A8 and D _{IN} = V _{cc} -0.2V or 0.2V (D _{IN} may be left open); ¹ RC = 125μs (512 rows at 125μs = 64ms)	I _{cc7}	3.2	3.2	3.2	mA	24

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		95	pF	17
Input Capacitance: $\overline{WE}$	C _{I2}		127	pF	17
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS3}$, $\overline{RAS0}$ - $\overline{RAS3}$	C _{I4}		32	pF	17
Input/Output Capacitance: DQ1-DQ32	C _{I0}		18	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	¹ RC	110		130		150		ns	
READ-WRITE cycle time	¹ RWC	n/a		n/a		n/a		ns	21
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	n/a		n/a		n/a		ns	21
Access time from $\overline{RAS}$	¹ RAC		60		70		80	ns	8
Access time from $\overline{CAS}$	¹ CAC		20		20		20	ns	9
Access time from column-address	¹ AA		30		35		40	ns	
Access time from $\overline{CAS}$ precharge	¹ CPA		35		40		45	ns	
$\overline{RAS}$ pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{RAS}$ pulse width (FAST-PAGE-MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{RAS}$ hold time	¹ RSH	20		20		20		ns	
$\overline{RAS}$ precharge time	¹ RP	40		50		60		ns	
$\overline{CAS}$ pulse width	¹ CAS	20	100,000	20	100,000	20	100,000	ns	
$\overline{CAS}$ hold time	¹ CSH	60		70		80		ns	
$\overline{CAS}$ precharge time	¹ CPN	10		10		10		ns	18
$\overline{CAS}$ precharge time (FAST-PAGE-MODE)	¹ CP	10		10		10		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	¹ RCD	20	40	20	50	20	60	ns	13
$\overline{CAS}$ to $\overline{RAS}$ precharge time	¹ CRP	5		5		5		ns	
Row-address setup time	¹ ASR	0		0		0		ns	
Row-address hold time	¹ RAH	10		10		10		ns	
$\overline{RAS}$ to column-address delay time	¹ RAD	15	30	15	35	15	40	ns	23
Column-address setup time	¹ ASC	0		0		0		ns	
Column-address hold time	¹ CAH	15		15		15		ns	
Column-address hold time (referenced to $\overline{RAS}$)	¹ AR	45		55		60		ns	
Column-address to $\overline{RAS}$ lead time	¹ RAL	30		35		40		ns	
Read command setup time	¹ RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{CAS}$)	¹ RCH	0		0		0		ns	14
Read command hold time (referenced to $\overline{RAS}$)	¹ RRH	0		0		0		ns	14

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
CAS to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	20	3	20	3	20	ns	12, 25
WE command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to RAS lead time	t_{RWL}	20		20		20		ns	
Write command to CAS lead time	t_{CWL}	20		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	15		15		15		ns	15
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
Refresh period (512 cycles)	t_{REF}		8/64		8/64		8/64	ms	3/24
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	19
CAS hold time (CBR REFRESH)	t_{CHR}	10		15		15		ns	19

DRAM MODULE


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
11. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, $V_{CC} = 5$ V, DC bias = 2.4V at 15mV RMS).
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} .
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1-U16.
22. I_{CC} is dependent on cycle rates.
23. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RCD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
24. Applies to L-version only.
25. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE



DON'T CARE
 UNDEFINED


DRAM MODULE

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




- NOTE:**
1. Do not drive data prior to $t_{\text{tristate}}^{\text{CPP(MIN)}}$ or $t_{\text{CP(whichever is greater)}} + t_{\text{DS(MIN)}} + \text{any guardband between data-out and driving the bus with the new data-in.}$
 2. Assumes D and Q are tied together.


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A0-A7; A8 and $\overline{\text{WE}}$ = DON'T CARE)




CBR REFRESH CYCLE
(A0-A8, WE = DON'T CARE)



BBU REFRESH CYCLE ²⁴
(A0-A8, WE = DON'T CARE)



HIDDEN REFRESH CYCLE ²⁰
(WE = HIGH)



DRAM MODULE