


MOS FIELD EFFECT TRANSISTOR

2SJ208

P-CHANNEL MOS FET

FOR SWITCHING

PACKAGE DIMENSIONS (Unit: mm)



(Diode in the figure is the parasitic diode.)

The 2SJ208, P-channel vertical type MOS FET, is a switching device which can be driven by 2.5 V power supply.

As the MOS FET is driven by low voltage and does not require consideration of driving current, it is suitable for appliances including VCR cameras and headphone stereos which need power saving.

FEATURES

- Directly driven by ICs having a 3 V power supply.
- Not necessary to consider driving current because of its high input impedance.
- Possible to reduce the number of parts by omitting the bias resistor.
- Has low on-state resistance

$$R_{DS(on)} = 3.0 \Omega \text{ MAX. @ } V_{GS} = -2.5 \text{ V, } I_D = -30 \text{ mA}$$

$$R_{DS(on)} = 1.0 \Omega \text{ MAX. @ } V_{GS} = -4.0 \text{ V, } I_D = -1.0 \text{ A}$$

QUALITY GRADE

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.



ABSOLUTE MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	RATINGS	UNIT	TEST CONDITIONS
Drain to Source Voltage	V_{DS}	-16	V	$V_{GS} = 0$
Gate to Source Voltage	V_{GS}	± 16	V	$V_{DS} = 0$
Drain Current	$I_{D(DC)}$	± 2.0	A	
Drain Current	$I_{D(pulse)}$	± 4.0	A	$PW \leq 10 \text{ ms, Duty Cycle} \leq 50 \%$
Total Power Dissipation	P_T	2.0	W	When using ceramic board of $16 \text{ cm}^2 \times 0.7 \text{ mm}$
Channel Temperature	T_{ch}	150	$^\circ\text{C}$	
Operating Temperature	T_{opt}	-55 to +80	$^\circ\text{C}$	
Storage Temperature	T_{stg}	-55 to +150	$^\circ\text{C}$	



ELECTRICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)







PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Drain Cut-off Current	I_{DSS}			-1.0	μA	$V_{DS} = -16\text{ V}, V_{GS} = 0$
Gate Leakage Current	I_{GSS}			± 5.0	μA	$V_{GS} = \pm 16\text{ V}, V_{DS} = 0$
Gate Cut-off Voltage	$V_{GS(off)}$	-1.4	-1.9	-2.4	V	$V_{DS} = -5\text{ V}, I_D = -1\text{ mA}$
Forward Transfer Admittance	$ Y_{fs} $	0.4	1.6		S	$V_{DS} = -3\text{ V}, I_D = -1.0\text{ A}$
Drain to Source On-State Resistance	$R_{DS(on)1}$		1.6	3.0	Ω	$V_{GS} = -2.5\text{ V}, I_D = -30\text{ mA}$
Drain to Source On-State Resistance	$R_{DS(on)2}$		0.7	1.0	Ω	$V_{GS} = -4.0\text{ V}, I_D = -1.0\text{ A}$
Input Capacitance	C_{iss}		230		pF	$V_{DS} = -3\text{ V}, V_{GS} = 0, f = 1\text{ MHz}$
Output Capacitance	C_{oss}		210		pF	
Feedback Capacitance	C_{rss}		35		pF	
Turn-On Delay Time	$t_d(on)$		175		ns	$V_{GS(on)} = -3\text{ V}, R_G = 10\ \Omega, V_{DD} = -10\text{ V}, I_D = -0.1\text{ A}, R_L = 20\ \Omega$
Rise Time	t_r		540		ns	
Turn-Off Delay Time	$t_d(off)$		200		ns	
Fall Time	t_f		230		ns	

SWITCHING TIME MEASUREMENT CIRCUIT AND CONDITIONS



TYPICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$)





RECOMMENDED SOLDERING CONDITIONS

Mounting of this product by soldering should be done under the following conditions.
Please consult our representatives about soldering methods and conditions other than these.

SURFACE MOUNT TYPE

For details of the recommended soldering conditions, see the information document.

"Device Mounting Manual for Surface Mounting (IEI-1207)."

Soldering Method	Soldering Conditions	Symbol for Recommended Conditions
Infrared Reflow	Package peak temp.: 230 °C Soldering time: within 30 sec (above 210 °C) Soldering times: 1, Days limitation: none*	IR30-00
Vapor Phase Soldering	Package peak temp.: 215 °C Soldering time: within 40 sec (above 200 °C) Soldering times: 1, Days limitation: none*	VP15-00
Wave Soldering	Soldering bath temp.: below 260 °C Soldering time: within 10 sec Soldering times: 1, Days limitation: none*	WS60-00

*: Stored days under storage conditions at 25 °C and below 65 % R.H. after the dry-pack has been opened.

Note 1: Combination of soldering methods should be avoided.