


**SONY****CXK5863P/M/J** 25/30/35**8192-word × 8-bit High Speed CMOS Static RAM****Description**

CXK5863P/M/J are 65,536 bits high speed CMOS static RAMs organized as 8,192 words by 8-bit and operate from a single 5V supply. These devices are suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

**Features**



- Fast access time 25ns/30ns/35ns (Max.)
- Low power standby 5 µW (Typ.)
- Low power operation 150mW (Typ.)
- Single + 5V supply :  $5V \pm 10\%$
- Fully static memory...No clock or timing strobe required.
- Equal access and cycle time.
- Common data input and output three state output.
- Directly TTL compatible all inputs and outputs.
- Low voltage data retention 2.0V (Min.)
- Full CMOS.
- Available in 28 pin 300mil DIP, 450mil SOP, 300mil SOJ.

**Structure**

Silicon gate CMOS IC

**Function**

8192-word × 8-bit static RAM

**Block Diagram****Pin Configuration (Top View)****Pin Description**

Symbol	Description
A0 to A12	Address input
I/O1 to I/O8	Data input output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	+ 5V Power supply
GND	Ground
NC	Non connection

**Absolute Maximum Ratings**

Ta = 25 °C, GND = 0V

Item	Symbol	Rating	Unit
Supply voltage	Vcc	- 0.5* to + 7.0	V
Input voltage	Vin	- 0.5* to Vcc + 0.5	V
Input and output voltage	Vi/o	- 0.5* to Vcc + 0.5	V
Allowable power dissipation	CXK5863P/J	1.0	W
	CXK5863M	0.7	W
Operating temperature	Topr	0 to + 70	°C
Storage temperature	Tstg	- 55 to + 150	°C
Soldering temperature	Tsolder	260 • 10	°C • sec

\*Note) Vcc, Vin, Vi/o = - 3.5V Min. for pulse width less than 20ns.

**Truth Table**

CE1	CE2	OE	WE	Mode	I/O1 to I/O8	Vcc Current
H	X	X	X	Not selected	High Z	Isb1, Isb2
X	L	X	X	Not selected	High Z	Isb1, Isb2
L	H	H	H	Output disable	High Z	Icc1, Icc2
L	H	L	H	Read	Data out	Icc1, Icc2
L	H	X	L	Write	Data in	Icc1, Icc2

X : "H" or "L"

**DC Recommended Operating Conditions**

Ta = 0 to + 70 °C, GND = 0V

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Input high voltage	ViH	2.2	—	Vcc + 0.3	V
Input low voltage	ViL	- 0.3*	—	0.8	V

\*Note) ViL = - 3.0V Min. for pulse width less than 20ns.

**Electrical Characteristics****DC and operating characteristics**V<sub>CC</sub> = 5V ± 10 %, GND = 0V, Ta = 0 to + 70 °C

Item	Symbol	Test condition	- 25/30/35			Unit
			Min.	Typ.*	Max.	
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>	- 1	—	1	μA
Output leakage current	I <sub>LO</sub>	V <sub>I/O</sub> = GND to V <sub>CC</sub> , CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub>	- 1	—	1	μA
Operating power supply current	I <sub>CC1</sub>	CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OUT</sub> = 0mA	—	30	60	mA
Average operating current	I <sub>CC2</sub>	Cycle = Min, Duty = 100 %, I <sub>OUT</sub> = 0mA	—	60	90	mA
Standby current	I <sub>S81</sub>	CE1 ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	—	1	100	μA
	I <sub>S82</sub>	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	—	10	25	mA
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = - 4.0mA	2.4	—	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0mA	—	—	0.4	V



\* V<sub>CC</sub> = 5V, Ta = 25 °C**I/O capacitance**

Ta = 25 °C, f = 1MHz

Item	Symbol	Test condition	Min.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	7	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V	—	10	pF

**Note)** This parameter is sampled and is not 100 % tested.**AC characteristics****• AC test conditions**V<sub>CC</sub> = 5V ± 10 %, Ta = 0 to + 70 °C

Item	Condition
Input pulse high level	V <sub>IH</sub> = 3.0V
Input pulse low level	V <sub>IL</sub> = 0V
Input rise time	t <sub>r</sub> = 5ns
Input fall time	t <sub>f</sub> = 5ns
Input and output reference level	1.5V
Output load conditions	Fig. 1

**Output Load (1)****Output Load (2)\*2**

\* 1. including scope and jig capacitance

\* 2. for t<sub>LZ1</sub>, t<sub>LZ2</sub>, t<sub>OZL</sub>, t<sub>HZ1</sub>, t<sub>HZ2</sub>, t<sub>OHZ</sub>, t<sub>OW</sub>, t<sub>WHZ</sub>**Fig. 1**

## • Read cycle

Item	Symbol	- 25		- 30		- 35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t <sub>RC</sub>	25	—	30	—	35	—	ns
Address access time	t <sub>AA</sub>	—	25	—	30	—	35	ns
Chip enable access time (CE1)	t <sub>CO1</sub>	—	25	—	30	—	35	ns
Chip enable access time (CE2)	t <sub>CO2</sub>	—	25	—	30	—	35	ns
Output enable to output valid	t <sub>OE</sub>	—	15	—	15	—	20	ns
Output hold from address change	t <sub>OH</sub>	5	—	5	—	5	—	ns
Chip enable to output in low Z (CE1, CE2)	t <sub>LZ1*</sub> t <sub>LZ2*</sub>	5	—	5	—	5	—	ns
Output enable to output in low Z (OE)	t <sub>LZ*</sub>	0	—	0	—	0	—	ns
Chip disable to output in high Z (CE1, CE2)	t <sub>HZ1*</sub> t <sub>HZ2*</sub>	0	15	0	15	0	20	ns
Chip disable to output in high Z (OE)	t <sub>HZ*</sub>	0	13	0	13	0	15	ns
Chip enable to power up time (CE1, CE2)	t <sub>PU</sub>	0	—	0	—	0	—	ns
Chip disable to power down time (CE1, CE2)	t <sub>PD</sub>	—	20	—	20	—	20	ns


## • Write cycle

Item	Symbol	- 25		- 30		- 35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t <sub>WC</sub>	25	—	30	—	35	—	ns
Address valid to end of write	t <sub>AW</sub>	20	—	20	—	30	—	ns
Chip enable to end of write	t <sub>CW</sub>	20	—	20	—	30	—	ns
Data to write time overlap	t <sub>DW</sub>	12	—	12	—	15	—	ns
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	ns
Write pulse width	t <sub>WP</sub>	20	—	20	—	25	—	ns
Address set up time	t <sub>AS</sub>	0	—	0	—	0	—	ns
Write recovery time (WE)	t <sub>WR</sub>	0	—	0	—	0	—	ns
Write recovery time (CE1, CE2)	t <sub>WR1</sub>	0	—	0	—	0	—	ns
Output active from end of write	t <sub>OW*</sub>	5	—	5	—	5	—	ns
Write to output in high Z	t <sub>WHZ*</sub>	0	13	0	13	0	15	ns


\* Transition is measured  $\pm 500\text{mV}$  from steady voltage with specified loading in Fig. 1-(2). This parameter is sampled and is not 100 % tested.

**Timing Waveform****1) Read cycle**


- Read cycle No. 1 : [ $\overline{CE1} = \overline{OE} = V_{IL}$ ,  $CE2 = V_{IH}$ ,  $\overline{WE} = V_{IH}$ ]




- Read cycle No. 2 : [ $\overline{WE} = V_{IH}$ ]

**2) Write cycle**


- Write cycle No. 1 : [ $\overline{WE}$  control]



- Write cycle No. 2 : [CE1 control]



- Write cycle No. 3 : [CE2 control]





5

During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.


**Data Retention Characteristics** $T_a = 0 \text{ to } +70^\circ\text{C}$ 

Item	Symbol	Test condition	-25/30/35			Unit
			Min.	Typ.	Max.	
Data retention voltage	$V_{DR}$	*1	2.0	5.0	5.5	V
Data retention current	$I_{CDR1}$	$V_{CC} = 3.0V$ *1	—	0.5	50	$\mu A$
	$I_{CDR2}$	$V_{CC} = 2.0 \text{ to } 5.5V$ *1	—	1.0	100	$\mu A$
Data retention set up time	$t_{CDRS}$	Chip disable to data retention mode	0	—	—	ns
Recovery time	$t_R$		$t_{RC}$ *2	—	—	ns


\*1  $\overline{CE1} \geq V_{CC} - 0.2V$  or  $CE2 \leq 0.2V$ ,  $V_{IN} \geq V_{CC} - 0.2V$  or  $V_{IN} \leq 0.2V$ \*2  $t_{RC}$ : Read cycle time**Data Retention Waveform (1) : [CE1 control]****Data Retention Waveform (2) : [CE2 control]**

### Example of Representative Characteristics


**Supply current vs. Supply voltage**




**Supply current vs. Ambient temperature**




**Supply current vs. Frequency**




**Access time vs. Load capacitance**











**Access time vs. Supply voltage**



**Access time vs. Ambient temperature**



**Standby current vs. Supply voltage****Standby current vs. Ambient temperature****Input voltage vs. Supply voltage****Standby current vs. Ambient temperature****Output high current vs. Output high voltage****Output low current vs. Output low voltage**

**Package Outline Unit : mm****CXK5863P 28 pin DIP (Plastic) 300mil 2.0g****CXK5863M 28 pin SOP (Plastic) 450mil 0.7g****CXK5863J 28 pin SOJ (Plastic) 300mil 0.8g**