



Power MOSFET

PRODUCT SUMMARY	
V _{DS} (V)	600
R _{D(on)} (Ω)	V _{GS} = 10 V 4.4
Q _g (Max.) (nC)	18
Q _{gs} (nC)	3.0
Q _{gd} (nC)	8.9
Configuration	Single

TO-220 FULLPAK


FEATURES

- Isolated Package
- High Voltage Isolation = 2.5 kV_{RMS} ($t = 60$ s; $f = 60$ Hz)
- Sink to Lead Creepage Distance = 4.8 mm
- Dynamic dV/dt Rating
- Low Thermal Resistance
- Lead (Pb)-free Available


RoHS*
COMPLIANT

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. The isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION

Package	TO-220 FULLPAK
Lead (Pb)-free	IRFIBC20GPbF SiHFIBC20G-E3
SnPb	IRFIBC20G SiHFIBC20G

ABSOLUTE MAXIMUM RATINGS $T_C = 25$ °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V _{DS}	600	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current	I _D	1.7	A
		1.1	
Pulsed Drain Current ^a	I _{DM}	6.8	
Linear Derating Factor		0.24	W/°C
Single Pulse Avalanche Energy ^b	E _{AS}	84	mJ
Repetitive Avalanche Current ^a	I _{AR}	1.7	A
Repetitive Avalanche Energy ^a	E _{AR}	3.0	mJ
Maximum Power Dissipation	P _D	30	W
Peak Diode Recovery dV/dt ^c	dV/dt	3.0	V/ns
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s	300 ^d	
Mounting Torque	6-32 or M3 screw	10	lbf · in
		1.1	N · m

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 53 mH, R_G = 25 Ω, I_{AS} = 1.7 A (see fig. 12).


c. I_{SD} ≤ 2.2 A, dI/dt ≤ 40 A/μs, V_{DD} ≤ V_{DS}, T_J ≤ 150 °C.

d. 1.6 mm from case.

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	65	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	4.1	

SPECIFICATIONS T_J = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		600	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA		-	0.88	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 600 V, V _{GS} = 0 V		-	-	100	μA
		V _{DS} = 480 V, V _{GS} = 0 V, T _J = 125 °C		-	-	500	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 1.0 A ^b	-	-	4.4	Ω
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 1.0 A ^b		1.4	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	350	-	pF
Output Capacitance	C _{oss}			-	48	-	
Reverse Transfer Capacitance	C _{rss}			-	8.6	-	
Drain to Sink Capacitance	C	f = 1.0 MHz		-	12	-	
Total Gate Charge	Q _g	V _{GS} = 10 V	I _D = 2.0 A, V _{DS} = 360 V, see fig. 6 and 13 ^b	-	-	18	nC
Gate-Source Charge	Q _{gs}			-	-	3.0	
Gate-Drain Charge	Q _{gd}			-	-	8.9	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 300 V, I _D = 2.0 A, R _G = 18Ω, R _D = 150 Ω, see fig. 10 ^b		-	10	-	ns
Rise Time	t _r		-	23	-		
Turn-Off Delay Time	t _{d(off)}		-	30	-		
Fall Time	t _f		-	25	-		
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH
Internal Source Inductance	L _S			-	7.5	-	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	1.7	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	6.8	
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 1.7 A, V _{GS} = 0 V ^b		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 2.0 A, dI/dt = 100 A/μs ^b		-	290	580	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.65	1.3	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted


Fig. 1 - Typical Output Characteristics, $T_C = 25\text{ }^\circ\text{C}$




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics, $T_C = 150\text{ }^\circ\text{C}$








Fig. 4 - Normalized On-Resistance vs. Temperature





KERSEMI

IRFIBC20G, SiHFIBC20G




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel