

- Members of the Texas Instruments Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Provide Extra Data Width Necessary for Wider Address/Data Paths
- Provide Inverted Data
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Shrink Small-Outline 300-mil (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

#### description

These 16-bit buffers/bus drivers provide a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE}_1$  or  $\overline{OE}_2$ ) input is high, all corresponding outputs are in the high-impedance state.

The 74ACT16540 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16540 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT16540 is characterized for operation from -40°C to 85°C.

54ACT16540... WD PACKAGE  
74ACT16540... DL PACKAGE  
(TOP VIEW)

1	48	1	48	1	48
1Y1	2	47	1A1	2	47
1Y2	3	46	1A2	3	46
GND	4	45	GND	4	45
1Y3	5	44	1A3	5	44
1Y4	6	43	1A4	6	43
V <sub>CC</sub>	7	42	V <sub>CC</sub>	7	42
1Y5	8	41	1A5	8	41
1Y6	9	40	1A6	9	40
GND	10	39	GND	10	39
1Y7	11	38	1A7	11	38
1Y8	12	37	1A8	12	37
2Y1	13	36	2A1	13	36
2Y2	14	35	2A2	14	35
GND	15	34	GND	15	34
2Y3	16	33	2A3	16	33
2Y4	17	32	2A4	17	32
V <sub>CC</sub>	18	31	V <sub>CC</sub>	18	31
2Y5	19	30	2A5	19	30
2Y6	20	29	2A6	20	29
GND	21	28	GND	21	28
2Y7	22	27	2A7	22	27
2Y8	23	26	2A8	23	26
2	25	25	2	25	25

FUNCTION TABLE  
(each 8-bit section)

INPUTS			OUTPUT Y
$\overline{OE}_1$	$\overline{OE}_2$	A	
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1996, Texas Instruments Incorporated





**54ACT16540, 74ACT16540**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCAS186A - OCTOBER 1991 - REVISED APRIL 1996

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984  
 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 400$ mA
Maximum power package dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## recommended operating conditions (see Note 3)

		54ACT16540			74ACT16540			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current			-24			-24	mA
I <sub>OL</sub>	Low-level output current			24			24	mA
Δt/Δv	Input transition rise or fall rate			10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125		-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT16540		74ACT16540		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.8		3.8		
		5.5 V	4.94			4.8		4.8		
	I <sub>OH</sub> = -75 mA†	5.5 V				3.85		3.85		
		4.5 V		0.1		0.1		0.1		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	5.5 V		0.1		0.1		0.1		V
		4.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 24 mA	5.5 V		0.36		0.44		0.44		
		4.5 V		0.36		0.44		0.44		
	I <sub>OL</sub> = 75 mA†	5.5 V				1.65		1.65		
		5.5 V					1.65		1.65	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1		μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±5		±5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		80		80		μA
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		0.9		1		1		mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4						pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		13						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**54ACT16540, 74ACT16540**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**  
SCAS186A - OCTOBER 1991 - REVISED APRIL 1996


switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT16540	74ACT16540	UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{PLH}$	A	Y	2.1	5.1	6.8	2.1	7.5	ns
			3.9	6.8	8.5	3.9	9.5	
$t_{PHL}$	$\overline{OE}$	Y	2.7	6.2	8	2.7	9	ns
			3.6	7.5	9.5	3.6	10.5	
$t_{PZH}$	$\overline{OE}$	Y	5.4	9.2	10.9	5.4	11.9	ns
			5.4	8.6	10.3	5.4	11.1	
$t_{PZL}$								
$t_{PHZ}$								
$t_{PLZ}$								



operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS			TYP	UNIT
	Outputs enabled	$C_L = 50 \text{ pF}$	$f = 1 \text{ MHz}$		
$C_{pd}$ Power dissipation capacitance per buffer	Outputs enabled	$C_L = 50 \text{ pF}$	$f = 1 \text{ MHz}$	42	pF
	Outputs disabled			8.5	

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PZL}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265