

## CMOS 32-bit Application Specific Controller

- 32-bit RISC CPU-Core Optimized for SoC (EPSON S1C33 PE)
- Dual AMBA Bus System for CPU and LCDC
- Built-in PLL (Multiplication rate:  $\times 1$  to  $\times 16$ )
- Advanced CPU Instruction Queue Buffer
- Built-in 8KB RAM
- SDRAM Controller with Burst Control
- Generic DMA Controller (HSDMA/IDMA)
- 4-ch. PWM Control Timer/Counter
- Supports Several Interfaces
  - SIO with FIFO (IrDA1.0, ISO7816-3), SPI, I<sup>2</sup>S and USB
- 5-ch. ADC for Analog Input
- Built-in LCD Controller with 12KB IVRAM
  - Supports Up to QVGA (320  $\times$  240) Display in 1 bpp Mode (black and white) by Single Chip
  - Supports UMA VRAM
  - Supports VGA (640  $\times$  480) and 64K Color
- NAND Flash Interface
- Provides 32-bit MAC API

### ■ DESCRIPTIONS

The S1C33L17 is a high cost performance 32-bit RISC controller for specific applications that require a lot of general-purpose I/O, a powerful PWM Timer/Counter function, several serial interfaces including USB-FS device controller, an ADC and a LCD display system, such as middle range electronic dictionaries and educational products with voice/music playback function. The S1C33L17 consists of a 32-bit RISC CPU-Core, generic DMA controller, USB-FS device controller, PWM control Timer/Counter, several interfaces (SIO including IrDA1.0 and ISO7816-3 protocol, SPI and I<sup>2</sup>S), ADC, RAM/Shared IVRAM, RTC and NAND Flash interface implemented by EPSON SoC design technology using 0.18  $\mu$ m Mixed Analog Low CMOS Process.

### ■ FEATURES

#### ● Technology

- 0.18  $\mu$ m AL-4-Layers mixed analog low power CMOS process technology

#### ● CPU

- EPSON original C33 PE 32-bit RISC CPU-Core with AMBA bus optimized for SoC
- Max. 66 MHz operation
- Internal 2-stage pipeline and 4 instruction queues
- Instruction set: 128 instructions (16-bit fixed length)
- Basic instructions are compatible with the S1C33 32-bit RISC Cores.
- Dual AMBA bus system for CPU and LCDC

#### ● Internal Memories

- 8KB RAM
- 12KB IVRAM (used as general-purpose RAM, VRAM)
- 2KB DST RAM (used as general-purpose RAM or IDMA descriptor table RAM)

#### ● Oscillator Circuit / PLL

##### OSC3 Oscillator Circuit

- Crystal oscillation: 5 MHz min. to 48 MHz max.
  - Ceramic oscillation: 5 MHz min. to 48 MHz max.
  - External clock input: 5 MHz min. to 48 MHz max
- \* A 48 MHz clock source with 0.25% of accuracy should be connected for using the USB function.

When using a ceramic resonator, please be sure to contact Murata Manufacturing Co., Ltd. for further information on conditions of use for ceramic resonators.

# S1C33L17

## PLL

- PLL input frequency: 5 MHz min. to 50 MHz max.
- PLL output frequency: 25 MHz min. to 90 MHz max.
- Multiplication rate:  $\times 1$  to  $\times 16$

## OSC1 Oscillator Circuit

- Crystal oscillation: 32.768 kHz typ.
- External clock input: 32.768 kHz typ.

## ● High Speed Bus (HB) Modules

### SRAMC (SRAM Controller)

- 25-bit address lines and 8/16-bit selectable data bus
- UP to a 32M-byte (A[24:0]) address space is provided for each chip enable signal.
- Max. 8 chip enable signals are available to connect external devices.
- Programmable bus wait cycle (0 to 7 cycles)
- Supports external wait signals.
- 4GB physical address space is available.
  - The physical address space is divided into 23 areas
  - Areas 0 to 3 and Area 6 are system reserved.
- Supports only Little-Endian access to each area.
- Memory mapped I/O
- Supports both A0 and BS (Bus Strobe) access type external devices.
- SRAM, ROM, and Flash ROM direct access interfaces are built in.

### SDRAMC (SDRAM Controller with SDRAM APP and AHB Local Bus Arbiter)

- Supports SDRAM direct interface.
- Supports only SDRAM devices with 16-bit data bus.
  - Minimum configuration: 16M bits (2MB), 16-bit SDRAM  $\times 1$
  - Maximum configuration: 512M bits (64MB), 16-bit SDRAM  $\times 1$
- CAS latency: 1, 2, or 3 programmable
- Supports burst and single read/write.
- Supports DQM (byte write) function.
- Supports max. 4 SDRAM banks and bank active mode.
- Incorporates a 12-bit auto-refresh counter.
- Intelligent self-refresh function for low power operation
- 2-stage  $\times 32$ -bit data buffer and 8-stage  $\times 32$ -bit  $\times 2$ -slot instruction buffer built-in
- Supports up to max. 90 MHz SDRAM clock.
  - When the CPU clock is 48 MHz, the SDRAM clock can be set to max. 48 MHz.
  - When the CPU clock is 45 MHz, the SDRAM clock can be set to max. 90 MHz using the PLL.
- Arbitrates ownership of the external bus between the CPU, DMAC, LCDC and SRAMC.

### DMAC (Direct Memory Access Controller)

- 4-ch. high speed hardware DMA
- 128-ch. intelligent DMA (variable data transfer controller) with specific control table

### IVRAMARB (Internal Video RAM Arbiter)

- Contains a 12KB SRAM (3,072 words  $\times 16$  bits  $\times 2$ ).
- Arbitrates accesses from the LCDC and CPU.
- Allows the CPU and LCDC to access IVRAM in minimum 2 cycles by 32-bit access.
- Supports UMA (Unified Memory Access) for display.
- IVRAM is configurable as a 12KB general-purpose RAM in Area 0 using a control register if it is not used as a video RAM.

## ● Peripheral Bus (SAPB) Modules

### TCU (Timer/Counter Unit with PWM Outputs)

- 4-ch. 16-bit timer/counter
- Supports PWM outputs with DA16 (Digital D/A) mode.
- Contains a prescaler, which can divide the peripheral clock by 1 to 4,096, to generate the operating clock for each channel.
- Possible to invoke DMA transfer.

## **WDT (Watchdog Timer)**

- 30-bit watchdog timer to generate an NMI interrupt
- The watchdog timer overflow cycle (NMI interrupt cycle) is programmable.
- The watchdog timer overflow signal can be output outside the IC.

## **ADC (A/D Converter)**

- 5-ch. 10-bit A/D converter
- Upper/lower limit interrupt is available.
- Each ADC channel includes a data buffer.
- Contains a prescaler, which can divide the peripheral clock by 2 to 256, to generate the operating clock for ADC.

## **ITC (Interrupt Controller)**

- Possible to invoke DMA transfer
- DMAC interrupt: 5 types
- Input interrupt: 18 types
- TCU interrupt: 8 types
- EFSIO interrupt: 9 types
- ADC interrupt: 2 types
- RTC interrupt: 1 type
- SPI interrupt: 3 types
- USB interrupt: 2 types
- I<sup>2</sup>S interrupt: 1 type
- LCDC interrupt: 1 type

## **GPIO (General-Purpose I/O Ports)**

- Max. 82 ports in the QFP24-144pin model.
  - \* The S1C33L17 GPIO ports are shared with other peripheral function pins (EFSIO, PWM etc.). Therefore, the number of GPIO ports depends on the peripheral functions used.

## **USB (Universal Serial Bus 2.0 compliant Full-Speed Device Controller)**

- Supports USB2.0 full speed (12M bps) mode.
- Supports auto negotiation function.
- Supports control, bulk, isochronous and interrupt transfers.
- Supports 4 general-purpose end points and end point 0 (control).
- Embedded 1K-byte programmable FIFO
- Supports 8-bit local bus DMA port.
- Possible to invoke DMA transfer.
- Supports Async. DMA transfer.
- Supports DMA slave mode.
- Fixed 48 MHz clock for USB-FS.
- Supports snooze mode.

## **RTC (Real Time Clock)**

- Contains time counters (seconds, minutes, and hours) and calendar counters (days, days of the week, months, and year).
- BCD data can be read from and written to both counters.
- Capable of controlling the starting and stopping of time clocks.
- 24-hour or 12-hour mode can be selected.
- A 30-second correction function can be implemented in software.
- Periodic interrupts are possible.

## **CARD (Serial Input/Output with Direction Control)**

- Provides SmartMedia I/F signals (#SMRE, #SMWE).
- Provides 8-bit NAND Flash I/F signals.

## **EFSIO (Extended Serial Interface with FIFO Buffer)**

- 3-ch. clock sync./async. serial interface (Ch.2 supports only async.)
- Contains FIFO data buffers.
  - Ch.0, 1: 4-byte receive data buffer and 2-byte transmit data buffer are available.
  - Ch.2: 2-byte receive data buffer and 1-byte transmit data buffer are available.

# S1C33L17

---

- Supports IrDA1.0 interface (only Ch.0 and Ch.1).
- Contains a baud-rate generator (12-bit programmable timer).
- Ch.1 only supports ISO7816 mode.
  - Alternative MSB or LSB
  - Memory card interface compatible with ISO7816-3 T=0 & T=1 protocol
  - Programmable baud-rate and guard-time generation
  - ISO7816 acknowledge and automatically repeat transmission
- Possible to invoke DMA transfer.

## **SPI (Serial Peripheral Interface)**

- 1 ch. SPI that operates in either master or slave mode.
- Supports 1- to 32-bit data transfer.
- Data transfer timing (clock phase and polarity variations) is selectable from among 4 types.
- A 1 to 65,536 clocks of delay can be inserted between transfers.
- Generates transmit data register empty and receive data register full interrupts.
- Supports card medias such as MMC.
- Possible to invoke DMA transfer.

## **EGPIO (Extended GPIO)**

- Max. 17 configurable GPIO ports are available in addition to the standard GPIO ports. In die form, max. 91 ports are available.
  - \* The EGPIO ports are shared with other peripheral function pins. Therefore, the number of EGPIO ports depends on the peripheral functions used.
- Most ports have a pull-up resistor that can be enabled/disabled with the control register.
- Possible to drive the ports low.

## **CMU (Extended Clock Management Unit)**

- Controls clock supply to each peripheral module (static).
- Manages reset and NMI inputs.
- Switches the system clock source (MCLK, SDRAMCLK, or RTCCLK).
- Controls the MCLK and RTCCLK oscillator circuits.
- Turns on/off and controls frequency multiplication rate of the PLL.
- Controls clocks according to the standby mode (SLEEP and HALT).
- Controls divide ratios of the LCDC clock.
- Manages the external bus clock.

## **MISC (Misc. Setting Register)**

- USB/RTC wait configuration registers
- Supports pull-up and low-drive control for each signals.

## **I<sup>2</sup>S (Inter-IC Sound Bus Interface)**

- 16-bit/24-bit resolution selectable for input/output channels
- I<sup>2</sup>S master clock is software selectable from either internal or external clock.
- Supports stereo, mono (L and R) and mute output mode.
- Clock polarity is software configurable.
- Data shift direction (MSB first/LSB first) is software selectable.
- Issues I<sup>2</sup>S interrupt requests and DMA requests.
- Contains a 24 bits × 2 ch. × 4 of transmit FIFO.

## **LCDC (STN/TFT LCD Controller with AMBA Bus)**

### VRAM:

- Built-in a 12KB RAM usable as a display buffer or general-purpose RAM (register selectable)
- Supports the UMA method allowing LCDC to access SDRAM (external VRAM) or IVRAM (internal VRAM).
- The external VRAM map (SDRAM) is configurable.
- The sub window area can be located in IVRAM or external VRAM regardless of whether it contains the main window area or not.

### Display Support:

- 4- or 8-bit monochrome LCD interface
- 4- or 8-bit color LCD interface
- Single-panel, single-drive passive displays

- 12/16-bit Generic HR-TFT interface
- Typical resolutions
  - 320 × 240 (1-bpp mode, external VRAM is required) bpp = bits per pixel
  - 640 × 480 (16-bpp mode)
- \* Note that the panel width must be a multiple of 16 ÷ bits per pixel.

#### Display Modes:

- Due to frame rate modulation, grayscale display is possible in up to 16 shades of gray when a monochrome passive LCD panel is used.
  - Two-shade display in 1-bpp mode
  - Four-shade display in 2-bpp mode
  - 16-shade display in 4-bpp mode
- A maximum of 64K colors can be simultaneously displayed on a color passive LCD panel.
  - 256-color display in 8-bpp mode
  - 4K-color display in 12-bpp mode
  - 64K-color display in 16-bpp mode
- A maximum of 65,535 colors can be simultaneously displayed on a TFT panel.
  - Two-color display in 1-bpp mode
  - Four-color display in 2-bpp mode
  - 16-color display in 4-bpp mode
  - 256-color display in 8-bpp mode
  - 4K-color display in 12-bpp mode
  - 64K-color display in 16-bpp mode
- The look up table can be bypassed

#### Display Features:

- Picture-in-Picture Plus (PIP<sup>+</sup>)  
Picture-in-Picture Plus enables a secondary window (or sub-window) within the main display window. The sub-window may be positioned anywhere within the main window and is controlled through registers. The sub-window retains the same color depth as the main window. The speed of generating a sub-window by hardware is faster than software. By using this PIP<sup>+</sup> function, it can greatly speed the GUI performance and CPU can have more performance to assign other processing. (e.g. Voice etc.)
- 12/16-bit Generic HR-TFT I/F  
The 12/16-bit Generic HR-TFT interface supports HR-TFT and TFT panels up to VGA (640 × 480) or QVGA (320 × 240). Because the timing of FPFRAM, FPLINE, and TFT\_CTL0-3 are not fixed for TFT panels, they can be controlled by register setting. By different register settings, you can get your specified TFT I/F signal timing.
- Clock source  
The LCDC clock can be internally divided 48 MHz by 1 to 16. The clock division register is located in CMU part.

### ● Operating Voltage

- V<sub>DD</sub> (Core): 1.70 to 1.90 V (typ. 1.8 V) when a ceramic resonator is used for the USB clock
- V<sub>DD</sub> (Core): 1.65 to 1.95 V (typ. 1.8 V) when a crystal is used or an external clock is input
- PLV<sub>DD</sub>: 1.65 to 1.95 V (typ. 1.8 V)
- V<sub>DDH</sub> (I/O): 2.70 to 3.60 V when the USB is not used (5-V tolerant I/O not supported)
- V<sub>DDH</sub> (I/O): 3.00 to 3.60 V (typ. 3.3 V) when the USB is used (5-V tolerant I/O not supported)

### ● Operating Frequency

- CPU: 66 MHz max.
- USB: 48 MHz fixed
- SDRAMC: 90 MHz max.
- LCDC: 66 MHz max.
- Other peripheral circuits: 66 MHz max.

### ● Operating Temperatures

- -40 to 85°C (0 to 75°C when a ceramic resonator is used for the USB clock)

# S1C33L17

## ● Current Consumption


- During SLEEP: 0.3  $\mu$ A (typ.)
- During HALT: 3.2 mA (typ.)
- During execution: 22.0 mA (typ.)
- \* When MCLK = 48 MHz and SDCLK = 48 MHz

By controlling the CPU clock through the Clock-Gear (CMU), current consumption can be reduced.


## ● Shipping Form

- Package: QFP24-144pin (16 mm  $\times$  16 mm  $\times$  1.0 mm and 0.4 mm pin pitch)  
PFBGA-180pin (12 mm  $\times$  12 mm  $\times$  1.2 mm and 0.8 mm ball pitch)
- Chip: 168 pads with pad pitch 90  $\mu$ m


## ■ BLOCK DIAGRAM



## PIN LAYOUT DIAGRAM



# S1C33L17



## NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

© SEIKO EPSON CORPORATION 2008, All right reserved.

**SEIKO EPSON CORPORATION**  
**SEMICONDUCTOR OPERATIONS DIVISION**

IC Sales Dept.  
 IC International Sales Group  
 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
 Phone: +81-42-587-5814 FAX: +81-42-587-5117

■ EPSON Electronic Devices Website  
[http://www.epson.jp/device/semicon\\_e](http://www.epson.jp/device/semicon_e)

Document code: 411213100  
 Issue July, 2008  
 Printed in Japan