

**RADIATION HARDENED
LOGIC LEVEL POWER MOSFET
SURFACE MOUNT (LCC-6)**

Product Summary

Part Number	Radiation Level	R _{Ds(on)}	I _D
IRHLUC770Z4	100K Rads (Si)	0.75Ω	0.89A
IRHLUC730Z4	300K Rads (Si)	0.75Ω	0.89A

**2N7617UC
IRHLUC770Z4
60V, DUAL-N CHANNEL
R₇ TECHNOLOGY™**



International Rectifier's R7™ Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.

Features:

- 5V CMOS and TTL Compatible
- Low R_{Ds(on)}
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Light Weight
- Complimentary P-Channel Available - IRHLUC7970Z4

Absolute Maximum Ratings (Per Die)

Pre-Irradiation

	Parameter	Units	
I _D @ V _{GS} = 4.5V, T _C = 25°C	Continuous Drain Current	A	0.89
I _D @ V _{GS} = 4.5V, T _C = 100°C	Continuous Drain Current		0.56
I _{DM}	Pulsed Drain Current ①		3.56
P _D @ T _C = 25°C	Max. Power Dissipation	W	1.0
	Linear Derating Factor	W/°C	0.01
V _{GS}	Gate-to-Source Voltage	V	±10
E _{AS}	Single Pulse Avalanche Energy ②	mJ	20
I _{AR}	Avalanche Current ①	A	0.89
E _{AR}	Repetitive Avalanche Energy ①	mJ	0.1
dV/dt	Peak Diode Recovery dV/dt ③	V/ns	4.7
T _J	Operating Junction	°C	-55 to 150
T _{STG}	Storage Temperature Range		
	Pckg. Mounting SurfaceTemp		300 (for 5s)
	Weight	g	0.2 (Typical)

For footnotes refer to the last page

www.irf.com

Electrical Characteristics For N-Channel Die @ $T_j = 25^\circ\text{C}$ (Unless Otherwise specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.07	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.75	Ω	$V_{GS} = 4.5V, I_D = 0.56\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$\Delta V_{GS(\text{th})}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-4.5	—	mV/ $^\circ\text{C}$	
g_{fs}	Forward Transconductance	0.25	—	—	S	$V_{DS} = 10V, I_{DS} = 0.56\text{A}$ ④
I_{DS}	Zero Gate Voltage Drain Current	—	—	1.0	μA	$V_{DS} = 48V, V_{GS} = 0V$
		—	—	10		$V_{DS} = 48V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	$n\text{A}$	$V_{GS} = 10V$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -10V$
Q_g	Total Gate Charge	—	—	3.6	$n\text{C}$	$V_{GS} = 4.5V, I_D = 0.89\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	1.5		$V_{DS} = 30V$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	1.8		
$t_{d(on)}$	Turn-On Delay Time	—	—	8.0	ns	$V_{DD} = 30V, I_D = 0.89\text{A}, V_{GS} = 5.0V, R_G = 24\Omega$
t_r	Rise Time	—	—	15		
$t_{d(off)}$	Turn-Off Delay Time	—	—	30		
t_f	Fall Time	—	—	12		
$L_S + L_D$	Total Inductance	—	33	—	$n\text{H}$	Measured from the center of drain pad to center of source pad
C_{iss}	Input Capacitance	—	145	—	$p\text{F}$	$V_{GS} = 0V, V_{DS} = 25V$
C_{oss}	Output Capacitance	—	43	—		$f = 1.0\text{MHz}$
C_{rss}	Reverse Transfer Capacitance	—	2.5	—		
R_g	Gate Resistance	—	8.2	—	Ω	$f = 1.0\text{MHz}$, open drain

Source-Drain Diode Ratings and Characteristics (Per N Channel Die)

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	0.89	A	
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	3.56		
V_{SD}	Diode Forward Voltage	—	—	1.2	V	$T_j = 25^\circ\text{C}, I_S = 0.89\text{A}, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	—	65	ns	$T_j = 25^\circ\text{C}, I_F = 0.89\text{A}, dI/dt \leq 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovery Charge	—	—	67	$n\text{C}$	$V_{DD} \leq 25V$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

Thermal Resistance (Per N Channel Die)

	Parameter	Min	Typ	Max	Units	Test Conditions
R_{thJA}	Junction-to-Ambient	—	—	125	$^\circ\text{C/W}$	Typical socket mount

Note: Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page

Pre-Irradiation

IRHLUC770Z4, 2N7617UC

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-39 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics For N-Channel Device @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation ⑤⑥

	Parameter	Upto 300K Rads (Si) ¹		Units	Test Conditions
		Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	60	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	1.0	2.0		$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 250\mu\text{A}$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	nA	$\text{V}_{\text{GS}} = 10\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100		$\text{V}_{\text{GS}} = -10\text{V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	1.0	μA	$\text{V}_{\text{DS}} = 48\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ④ On-State Resistance (TO-39)	—	0.60	Ω	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 0.56\text{A}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source On-state ④ Resistance (LCC-6)	—	0.75	Ω	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 0.56\text{A}$
V_{SD}	Diode Forward Voltage ④	—	1.2	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 0.89\text{A}$

1. Part numbers IRHLUC770Z4, IRHLUC730Z4

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)					
			@ $\text{V}_{\text{GS}}=0\text{V}$	@ $\text{V}_{\text{GS}}=-2\text{V}$	@ $\text{V}_{\text{GS}}=-4\text{V}$	@ $\text{V}_{\text{GS}}=-5\text{V}$	@ $\text{V}_{\text{GS}}=-6\text{V}$	@ $\text{V}_{\text{GS}}=-7\text{V}$
$38 \pm 5\%$	$300 \pm 7.5\%$	$38 \pm 7.5\%$	60	60	60	60	60	35
$62 \pm 5\%$	$355 \pm 7.5\%$	$33 \pm 7.5\%$	60	60	60	60	30	-
$85 \pm 5\%$	$380 \pm 7.5\%$	$29 \pm 7.5\%$	60	60	60	40	-	-




Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHLUC770Z4, 2N7617UC




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

Pre-Irradiation




Fig 5. Typical On-Resistance Vs Gate Voltage




Fig 6. Typical On-Resistance Vs Drain Current




Fig 7. Typical Drain-to-Source Breakdown Voltage Vs Temperature




Fig 8. Typical Threshold Voltage Vs Temperature

IRHLUC770Z4, 2N7617UC

Pre-Irradiation




Fig 9. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 10. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 11. Typical Source-to-Drain Diode
Forward Voltage




Fig 12. Maximum Drain Current Vs.
Case Temperature

Pre-Irradiation

IRHLUC770Z4, 2N7617UC




Fig 13. Maximum Safe Operating Area




Fig 14. Maximum Avalanche Energy Vs. Drain Current




Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

IRHLUC770Z4, 2N7617UC

Pre-Irradiation




Fig 16a. Unclamped Inductive Test Circuit




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Basic Gate Charge Waveform




Fig 17b. Gate Charge Test Circuit




Fig 18a. Switching Time Test Circuit




Fig 18b. Switching Time Waveforms


Pre-Irradiation

IRHLUC770Z4, 2N7617UC

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25V$, starting $T_J = 25^\circ C$, $L = 50.4mH$, Peak $I_L = 0.89A$, $V_{GS} = 10V$
- ③ $ISD \leq 0.89A$, $dI/dt \leq 200A/\mu s$, $V_{DD} \leq 60V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
10 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
48 volt V_{DS} applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A

Case Outline and Dimensions — LCC-6



NOTES:

1. OUTLINE CONFORMS TO MIL-PRF-19500/255L
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. CONTROLLING DIMENSION: INCH.

DIE 1 & 2 (N Ch)

PIN NAME	PIN #
DRAIN	- 1 & 4
GATE	- 2 & 5
SOURCE	- 6 & 3

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice. 10/2010