CMOS 8-Bit Video A/D Converter

Description

The TMC1175 analog-to-digital (A/D) converter employs a two-step architecture with integral track/hold. The device converts analog signals into 8-bit digital words at rates up to 40 Msps (Megasamples per second). The architecture and CMOS technology reduce typical power dissipation to less than 150 mW.

The TMC1175 operates from a single +5 Volt power supply and has internal voltage reference resistors which allow self-bias operation. The input capacitance is very low, simplifying the design of, or eliminating, the need for video driving amplifiers. All digital inputs and three-state outputs are TTL-compatible.

The TMC1175 is available in 24-pin plastic DIP, 24-Lead plastic SOIC, and 28-lead J-lead PLCC packages. Miltemperature versions are available in CERDIP or ceramic LCC packages. Performance specifications are guaranteed over the -20 to 75°C and -55 to 125°C temperature ranges.

Features

- 8-bit resolution
- ♦ 10, 20, and 40 Msps conversion rate
- ♦ Integral track/hold

- ◆ Differential linearity error <±0.5 LSB</p>
- Single +5V Power Supply
- <150 mW power dissipation</p>
- ◆ Differential phase <0.5°
- ◆ Differential gain <1%</p>
- ◆ Three-state 3V TTL-compatible outputs
- Very low cost

Applications

- Digital television
- Video digitizing
- ◆ Low cost, high speed data conversion
- Image scanners
- Personal computer video boards
- ♦ Multimedia

Related Products

- TMC1173 Low-Voltage, Low-Power 8-Bit Video A/D Converter
- ◆ TMC22070 Genlocking Video Digitizer
- ◆ TDC3310 10-Bit Video D/A Converter
- ◆ TMC22090/TMC22190 Digital Video Encoder
- TMC2242/TMC2243/TMC2246 Video Filter
- TMC2302 Image Manipulation Sequencer

Block Diagram





Figure 2. Pin Assignments and Packages



General Description

The TMC1175 is an 8-bit A/D converter which uses a two-step architecture to perform analog-to-digital conversion at rates up to 40 Msps. The input signal is held in an integral track/hold stage during the conversion process. Pipelined operation is achieved with one input sample taken and one output word provided for each convert cycle. The first step in the conversion process is a coarse 4-bit conversion. The coarse 4-bit result determines the range of the subsequent fine 4-bit A/D conversion step. To eliminate spurious codes, the fine 4-bit A/D converter output is gray-coded and converted to binary before combining with the coarse result to form the complete 8-bit result.

Analog Input and Voltage References

The TMC1175 converts analog signals in the range $R_T \le V_{IN} \le R_B$ into digital data. The A/D converter input range is very flexible and extends from the +5 Volt power supply to ground. Normally, external


voltage reference sources are connected to the R_T and R_B pins or R_B is grounded.

Two reference pull-up and pull-down resistors connected to V_{R+} and V_{R-} , are provided for operation without external voltage reference circuitry. These voltages applied to R_T and R_B may be generated externally, or are self-generated by connecting V_{R+} to R_T and V_{R-} to R_B . In the latter case the power supply voltage is divided by on-chip resistors to bias the R_T and R_B points.

The self-bias reference voltages are useful in applications where overall circuit cost is important and absolute accuracy and stability of the A/D converter gain is not critical.

The V_{IN} input range is from R_B to R_T . The device will not be damaged by signals within the range A_{GND} to V_{DD} .

Figure 3. Reference Resistors



Digital Inputs and Outputs

The sampling of the applied input signal takes place on the falling edge of the CONV signal. The output word is available after the rising edge of CONV, delayed by 2 1/2 CONV cycles. The output remains valid for $t_{\rm HO}$ (Output Hold Time) and new data becomes valid $t_{\rm D}$ (Output Delay Time) after the rising edge of CONV.

The outputs of the TMC1175 are TTL-compatible and are capable of driving four low-power Schottky TTL (54/74LS) loads. An output enable control, OE\, places the outputs in a high-impedance state when HIGH. The outputs are enabled when OE\ is LOW.

Power and Ground

The TMC1175 operates from a single +5 Volt power supply. For optimum performance, it is recommended that A_{GND} and D_{GND} pins of the TMC1175 be connected to the system analog ground plane.

Table 1. Output Coding Table

Input	Output Code
Voltage	MSB LSB
$ R_B R_B + 1 LSB • • • • • • • • • • • • • • • • • •$	00000000 00000001 00000001 0 01111111 1000000

Note: $1 LSB = (R_T - R_B)/255$

Pin Functions

V_{IN}	The input voltage conversion range
	extends from the voltage applied to the
	R _T and R _B pins.

 R_T , R_B The top and bottom inputs to the reference resistor ladder. DC voltages applied to R_T and R_B define the V_{IN} conversion range.

V_{R+},V_{R-} Internal pull-up and pull-down reference resistors used in self-bias operation.

CONV A/D converter clock input. V_{IN} is sampled on the falling edge of CONV.

OE\ Output Enable. When LOW, D₀-D₇ are enabled. When HIGH, D₀-D₇ are in a high-impedance state.

D₀-D₇ Eight-bit TTL-compatible digital outputs. Valid data is output on the rising edge of CONV.

V_{DDA},V_{DDD} +5 Volt power inputs. These should come from the same power source and

 $\begin{array}{ll} {\sf A_{GND}}, {\sf D_{GND}} & {\sf Ground\ inputs\ should\ be\ connected\ to} \\ & {\sf the\ system\ analog\ ground\ plane}. \end{array}$

be decoupled to A_{GND}.

Table 2. Package Interconnections

Signal Type	Name	Function	Value	N2, M7 Pin	R3, C3 Pin
Inputs	V _{IN} R _T R _B V _{R+} V _{R-} OE\ CONV	Analog Input Reference Voltage Top Input Reference Voltage Bottom Input Reference Voltage Top Source Reference Voltage Bottom Source Output enable Convert (Clock) input	R _B -R _T 2.6V 0.6V 2.6V 0.6V TTL TTL	19 17 23 16 22 1	23 20 27 19 26 2
Outputs	D ₀ D ₁ D ₂ D ₃ D ₄ D ₅ D ₆ D ₇	Least Significant Bit Most Significant Bit	TTL TTL TTL TTL TTL TTL TTL	3 4 5 6 7 8 9	4 5 6 7 9 10 11
Power	V _{DDA} V _{DDD} A _{GND} D _{GND}	Analog Supply Voltage Digital Supply Voltage Analog Ground Digital Ground	+5V +5V 0.0V 0.0V	14, 15, 18 11, 13 20, 21 2, 24	17, 18, 21 13, 16 24, 25 3, 28
No Connect	N/C	Not Connected	open		1, 8, 15, 22

Figure 4. Timing Diagram




Figure 5. Equivalent Digital Input Circuit




Figure 7. Equivalent Digital Output Circuit




Figure 6. Equivalent Analog Input Circuit





Figure 8. Transition Levels for Three-State Measurements



Absolute Maximum Ratings (beyond which the device may be damaged)¹

Supply Voltages	
V _{DDA} (measured to A _{GND})	0.5 to +7.0V
V _{DDD} (measured to D _{GND})	0.5 to +7.0V
V _{DDA} (measured to V _{DDD})	0.5 to +0.5V
D _{GND} (measured to A _{GND})	0.5 to +0.5V
Inputs	
Applied voltage ² CONV, OE\	0.5 to V _{DDD} V
Applied voltage ² CONV, OE\ Applied voltage ² R _T , R _B , V _{IN} ²	A _{GND} to V _{DDA} V
Outputs	
Applied Voltage ²	0.5 to (V _{DD} +0.5) V
Forced Current ^{3,4}	6.0 to 6.0 mA
Short Circuit Duration	
(Single output in HIGH state to GND)	1 second
Temperature	
Operating, ambient	55 to +125°C
Junction	+140°C
Lead, soldering (10 seconds)	+300°C
Vapor phase soldering (1 minute)	+220°C
Storage	65 to +150°C

Notes:

- Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
- Applied voltage must be current limited to specified range, and measured with respect to GND.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current, flowing into the device.

Operating conditions

			Temperature Range							
				Standard			Extended			
Paramete	er -	Min	Nom	Max	Min	Nom	Max	Units		
T _A T _C	Ambient Temperature, Still Air Case Temperature, Still Air	-20		75	-55		125	ο̈ο̈́		
V _{DDA} V _{DDD} A _{GND}	Analog Supply Voltage Digital Supply Voltage Analog Ground Voltage (Measured to D _{GND})	4.75 4.75 -0.1	5.0 5.0 0	5.25 5.25 0.1	4.5 4.5 -0.1	5.0 5.0 0.0	5.5 5.5 0.1	> >		
f _S	Conversion Rate TMC1175-20 TMC1175-30 TMC1175-40	20 30 40			20			Msps Msps Msps		
t _{PWH}	CONV pulse width, HIGH TMC1175-20 TMC1175-30 TMC1175-40	15 13 12			17			ns ns ns		
t _{PWL}	CONV pulse width, LOW TMC1175-20 TMC1175-30 TMC1175-40	15 15 12			17			ns ns ns		
R _T R _B R _T - R _B	Reference, Top Reference, Bottom Reference Voltage Differential	0 0 1.8		V _{DD} 2.7 5	0 0 1.8		V _{DD} 2.7 5	> > > >		
V _{IN}	Analog Input Range	R _B		R _T	R _B		R _T	٧		
V _{IH} V _{IL}	Input Voltage, Logic HIGH Input Voltage, Logic LOW	4.0		1.0	4.0		1.0	V V		
l _{OH}	Output Current, Logic HIGH Output Current, Logic LOW			-1.5 4.0			-1.0 2.0	mA mA		

Electrical characteristics

			Temperature Range					e	
			s	tanda	rd	E	xtend	ed	1
Paramete	er	Conditions	Min	Тур	Max	Min	Тур	Max	Units
I _{DD}	Total Power Supply Current	$V_{DDA} = V_{DDD} = Max$, worst-case, $C_{LOAD} = 35pF$ $TMC1175-20$, $f_S = 20$ Msps $TMC1175-30$, $f_S = 30$ Msps $TMC1175-40$, $f_S = 40$ Msps		35 43 50	60 70 80		35	65	mA mA mA
IDDQ	Quiescent Power Supply Current	V _{DDA} =V _{DDD} =Max,CONV=LOW V _{DDA} =V _{DDD} =Max,CONV=HIGH		13 24			13 24		mA mA
P _D	Total Power Dissipation	V _{DDA} = V _{DDD} = Nom, C _{LOAD} = 35pF TMC1175-20, f _S = 20 Msps TMC1175-30, f _S = 30 Msps TMC1175-40, f _S = 40 Msps		175 215 250			175		mW mW mW
C _{IN} R _{IN} I _{CB}	Input Capacitance Input Resistance Analog Input Current	CONV = HIGH	100	16	18 ±5	100	16	18 ±10	pF kΩ μΑ
I _{REF} R _{REF}	Reference Current Reference Resistance		190	7.5 270	10.5	190	7.5 270	10.5	mA Ω
V _{RT} V _{RB} V _{RT} -V _{RB}	Ref. Voltage, Top Ref. Voltage, Bottom Ref. Voltage Diff.	$R_B = V_{R-}, R_T = V_{R+}$ $R_B = V_{R-}, R_T = V_{R+}$ $R_B = V_{R-}, R_T = V_{R+}$		2.6 0.6 2.0			2.6 0.6 2.0		V V V
I _{IH}	Input Current, HIGH Input Current, LOW	V_{DD} = Max, V_{IN} = V_{DD} V_{DD} = Max, V_{IN} = 0 V			±5 ±5			±10 ±10	μ Α μ Α
I _{OZH} I _{OZL}	Leakage Current, HIGH Leakage Current, LOW	OE\ = HIGH, V _{OUT} = V _{DD} OE\ = HIGH, V _{OUT} = D _{GND}			±5 ±5			±10 ±10	μA μA
los	Short-Circuit Current				30			30	mA
v _{он} v _{ol}	Output Voltage, HIGH Output Voltage, LOW	D ₀₋₇ , I _{OH} = Max D ₀₋₇ , I _{OH} = Max	4.0		0.4	4.0		0.4	V V

Note: Values shown in Typ column are typical for V_{DD} = +5.0 V and T_A = 25°C.

Switching Characteristics

				Temperature Range			е		
				Standa	rd	Ε	xtende	∍d	
Parame	eter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
t _{STO}	Sampling Time Offset	TMC1175-20 TMC1175-30 TMC1175-40	0 0 0	3 3 3	8 8 8	0	5	10	ns ns ns
t _{DO}	Output Delay Time	C _{LOAD} = 15pF TMC1175-20 TMC1175-30 TMC1175-40			30 30 20			38	ns ns ns
^t HO	Output Hold Time	C _{LOAD} = 15pF TMC1175-20 TMC1175-30 TMC1175-40	5 5 5			5			ns ns ns
t _{ENA}	Output Enable Time Output Disable Time				65 65			65 65	ns ns

System Performance Characteristics

			Temperature Range						
			s	tandaı	rd	Extended			
Parame	ter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
E _{LI}	Integral Linearity Error	$R_B = V_{R-}, R_T = V_{R+}$ $R_B = A_{GND}, R_T = +2.5 V$ $R_B = A_{GND}, R_T = V_{DDA}$		±0.75 ±0.75 ±0.75	±1.0		±0.75 ±0.75	±1.0	LSB LSB LSB
E _{LD}	Differential Linearity Error	$R_B = V_{R-}, R_T = V_{R+}$ $R_B = A_{GND}, R_T = +2.5 V$ $R_B = A_{GND}, R_T = V_{DDA}$		±0.3 ±0.3 ±0.3	±0.5 ±0.5		±0.3 ±0.3	±0.5	LSB LSB LSB
cs	Code Size		10		190	5		195	%nom
BW	Bandwidth	TMC1175-20 TMC1175-30 TMC1175-40, $V_{DD} = 5.0V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$			10 12 12			10	MHz MHz MHz
E _{ap}	Aperture Error			30			30		ps
E _{OT}	Offset Voltage, Top	R _T - V _{IN} for most positive code transition			-75			-75	mV
E _{OB}	Offset Voltage, Bottom	R _B - V _{IN} for most negative code transition			±40			±40	mV
DG	Differential Gain	f_S = 14.3 Msps, NTSC 40 IRE ramp, for R _B = V _{R-} , R _T = V _{R+} and R _B = A _{GND} , R _T = +2.5 V V _{DD} = +5.0 V, T _A = 25°C			2.0			2.0	%
DP	Differential Phase	f_S = 14.3 Msps, NTSC 40 IRE ramp, for R _B = V _{R.} , R _T = V _{R+} and R _B = A _{GND} , R _T = +2.5 V V _{DD} = +5.0 V, T _A = 25°C			1.0			1.0	o


Note: Values shown in Typ column are typical for $V_{DD} = +5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$. Bandwidth is the frequency band in which a full-scale sinewave can be digitized without spurious codes.

System Performance Characteristics

				٦	Tempe	rature	Rang	e	
			s	tandaı	rd	E	xtende	ed	
Paramet	er	Conditions	Min	Тур	Max	Min	Тур	Max	Units
SNR	Signal-to-Noise Ratio	TMC1175-20, f _S = 20 Msps,							
		f _{IN} = 1.24 MHz	44	46		43	46		dB
i		f _{IN} = 2.48 MHz	43	45		42	45		dB
		f _{IN} = 6.98 MHz	42	45		40	45		dB
		f _{IN} = 10.0 MHz	42	45		40	45		dB
		TMC1175-30, f _S = 30 Msps,							
		t _{PWH} = 13 ns							
		f _{IN} = 1.24 MHz	42	44	!				dB
		f _{IN} = 6.98 MHz	41	43					dB
		f _{IN} = 10.0 MHz	40	43					dB
		f _{IN} = 12.0 MHz	39	42	'				dB
		TMC1175-40, f _S = 40 Msps,			:				
		$T_A = 0^{\circ}C$ to $70^{\circ}C$							
		f _{IN} = 1.24 MHz	40	43					dB
		f _{IN} = 6.98 MHz	39	42					dB
		f _{IN} = 10.0 MHz	38	41					dB
		f _{IN} = 12.0 MHz	38	41					dB
SFDR	Spurious Free	TMC1175-20, f _S = 20 Msps,							
	Dynamic Range	f _{IN} = 1.24 MHz	44	51		41	51		dΒ
		f _{IN} = 2.48 MHz	43	47		39	47		dB
		f _{IN} = 6.98 MHz	32	38		30	38		dB
		f _{IN} = 10.0 MHz	30	35		27	35		dB
		TMC1175-30, $f_S = 30 \text{ Msps}$,		İ					
		f _{IN} = 1.24 MHz	42	48	[dΒ
		f _{IN} = 6.98 MHz	32	36					dB
		f _{IN} = 10.0 MHz	30	34					dB
		f _{IN} = 12.0 MHz	28	32					dB
		TMC1175-40, f _S = 40 Msps,		1					
		$T_A = 0^{\circ}C$ to $70^{\circ}C$							
		f _{IN} = 1.24 MHz	41	44					dB
		f _{IN} = 6.98 MHz	31	34					dB
		f _{IN} = 10.0 MHz	30	33					dB
		f _{IN} = 12.0 MHz	30	32					dB
		IIN		L					L

Note: SNR values do not include the harmonics of the fundamental frequency. SFDR is the ratio in dB of fundamental amplitude to the harmonic with highest amplitude. Values shown in Typ column are typical for $V_{DD} = +5.0 \text{ V}$ and $T_{A} = 25^{\circ}\text{C}$.

Figure 9. Typical Interface Circuit



Application Notes


The circuit in Figure 9 uses a band-gap reference to generate a variable $R_{\rm T}$ reference voltages for the TMC1175 as well as a bias voltage to offset the wideband input amplifier to mid-range. An "offset adjust" is also shown for varying the mid-range voltage level. The operational amplifier in the reference circuitry is a standard general-purpose 741-type.


The voltage reference is variable from 0.0 to 2.4 volts on R_T while R_B is grounded. Note the diode clamps on the wideband op-amp output. These prevent the A/D input from being driven beyond the power supply. Diode protection is advised as good practice to limit analog input voltages to within the power supply range.

The circuit in Figure 10a shows the self-bias of R_T and R_B by connection to V_{R+} and V_{R-} . This sets up a 0.6 to 2.6 Volt input range for V_{IN} . The input range is susceptible to power supply variation since the voltages on R_T and R_B are directly derived from V_{DDA} . The video input is AC-coupled and biased at a variable midpoint of the A/D input range. This circuit offers the advantage of minimum support circuitry for the most cost-sensitive applications.

In Figure 10b, an external band-gap reference sets R_T to +1.2 Volts while R_B is grounded. The internal pull-up resistor, R+, provides the bias current for the band-gap diode. The input impedance of the Rf input is approximately 50Ω and the A/D converter input is biased at the mid-point of the input range.

Figure 10. Typical Interface Circuit





Grounding

The TMC1175 has separate analog and digital circuits. To keep digital system noise from the A/D converter, it is recommended that power supply voltages (V_{DDD} and V_{DDA}) come from the same source and ground connections (D_{GND} and A_{GND}) be made to the analog ground plane. Power supply pins should be individually decoupled at the pin.

The digital circuitry that gets its input from the TMC1175 should be referred on the system digital ground plane.

Printed Circuit Board Layout


Designing with high-performance mixed-signal circuits demands printed circuits with ground planes. Wire-wrap is not an option, even for breadboarding. Overall system performance is strongly influenced by the board layout. Capacitive coupling from digital to analog circuits may result in poor A/D conversion. Consider the following suggestions when doing the layout:

- Keep the critical analog traces (V_{IN}, R_T, R_B, V_{R+}, V_{R-}) as short as possible and as far as possible from all digital signals. The TMC1175 should be located near the board edge, close to the analog output connectors.
- The power plane for the TMC1175 should be separate from that which supplies the rest of the digital circuitry. A single power plane


- should be used for all of the V_{DD} pins. If the power supply for the TMC1175 is the same as that of the system's digital circuitry, power to the TMC1175 should be decoupled with ferrite beads and $0.1\mu F$ capacitors to reduce noise.
- the ground plane should be solid, not crosshatched. Connections to the ground plane should have very short leads.
- 4. Decoupling capacitors should be applied liberally to V_{DD} pins. Remember that not all power supply pins are created equal. They typically supply adjacent circuitry on the device, which generate varying amounts of noise. For best results, use 0.1μF ceramic capacitors. Lead lengths should be minimized. Ceramic chip capacitors are the best choice.
- 5. If the digital power supply has a dedicated power plane layer, it should not overlap the TMC1175, the voltage reference or the analog inputs. Capacitive coupling of digital power supply noise from this layer to the TMC1175 and its related analog circuitry can have an adverse effect on performance.
- CONV should be handled carefully. Jitter and noise on this clock may degrade performance. Terminate the clock line carefully to eliminate overshoot and ringing.

Typical Performance Curves


A. I_{DD} vs. f_S at 25°C




B. I_{DD} vs. T_A at $f_S = 20$ Msps



C. EFB vs. f_{IN}



D. SNR vs. f_{IN}



Ordering Information

Product Number	Conversion Rate (Msps)	Temperature Range	Screening	Package	Package Marking
TMC1175M7C20 TMC1175M7C30 TMC1175M7C40	20 30 40	T _A : -20°C to 75°C T _A : -20°C to 75°C T _A : -20°C to 75°C	Commercial Commercial Commercial	24-Lead SOIC 24-Lead SOIC 24-Lead SOIC	1175M7C20 1175M7C30 1175M7C40
TMC1175N2C20 TMC1175N2C30 TMC1175N2C40	20 30 40	T _A : -20°C to 75°C T _A : -20°C to 75°C T _A : -20°C to 75°C	Commercial Commercial Commercial	24-Pin Plastic DIP 24-Pin Plastic DIP 24-Pin Plastic DIP	1175N2C20 1175N2C30 1175N2C40
TMC1175R3C20 TMC1175R3C30 TMC1175R3C40	20 30 40	T _A : -20°C to 75°C T _A : -20°C to 75°C T _A : -20°C to 75°C	Commercial Commercial Commercial	28-Lead Plastic PLCC 28-Lead Plastic PLCC 28-Lead Plastic PLCC	1175R3C20 1175R3C30 1175R3C40
TMC1175B2F20	20	T _A : -55°C to 125°C	Commercial	24-Pin CERDIP	1175B2F20
TMC1175C3F20	20	T _A : -55°C to 125°C	Commercial	28-lead Ceramic LCC	1175C3F20
TMC1175E1C	30	T _A : -20°C to 75°C	Commercial	Eurocard PC Board	TMC1175E1C