

Advance Information

1M x 4 CMOS Dynamic RAM

Fast Page Mode

The MCM44400B is a 0.8µ CMOS high–speed dynamic random access memory. It is organized as 1,048,576 four–bit words and fabricated with CMOS silicon–gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM44400B requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package.


- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS—Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM44400B = 16 ms
- MCM4L4400B = 128 ms
 Fast Access Time (tpac):
 - MCM44400B-60 and MCM4L4400B-60 = 60 ns (Max) MCM44400B-70 and MCM4L4400B-70 = 70 ns (Max) MCM44400B-80 and MCM4L4400B-80 = 80 ns (Max)
- · Low Active Power Dissipation:
 - MCM44400B–60 and MCM4L4400B–60 = 605 mW (Max) MCM44400B–70 and MCM4L4400B–70 = 550 mW (Max) MCM44400B–80 and MCM4L4400B–80 = 495 mW (Max)
- Low Standby Power Dissipation: MCM44400B and MCM4L4400B = 11 mW (Max, TTL Levels) MCM44400B = 5.5 mW (Max, CMOS Levels) MCM4L4400B = 1.1 mW (Max, CMOS Levels)

MCM44400B MCM4L4400B




N PACKAGE 300 MIL SOJ CASE 822B-01

PIN NAMES A0 − A9 Address Inputs D00 − DQ3 Data Input/Output G Output Enable W Read/Write Enable RAS Row Address Strobe CAS Column Address Strobe VCC Power Supply (+ 5 V) VSS Ground



This document contains information on a new product. Specifications and information herein are subject to change without notice

REV 1 10/95



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 1 to + 7	V
Data Out Current	lout	50	mA
Power Dissipation	PD	1	w
Operating Temperature Range	T _A	0 to + 70	"C
Storage Temperature Range	T _{stg}	- 55 to + 125	"C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to Vos)

Parameter	Symbol	Min	Тур	Max	Unit					
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V					
	V _{SS}	0	0	0						
Logic High Voltage, All Inputs	ViH	2.4		6.5	V					
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V					

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM44400B–60 and MCM4L4400B–60, t_{RC} = 110 ns MCM44400B–70 and MCM4L4400B–70, t_{RC} = 130 ns MCM44400B–80 and MCM4L4400B–80, t_{RC} = 150 ns	I _{CC1}		110 100 90	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	ICC2		2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} –Only Refresh Cycles (\overline{CAS} = V_{IH}) MCM44400B–60 and MCM4L4400B–60, t_{RC} = 110 ns MCM44400B–70 and MCM4L4400B–70, t_{RC} = 130 ns MCM44400B–80, t_{RC} = 150 ns	ICC3	 -	110 100 90	mA	1, 2
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{\text{RAS}} = \text{V}_{\text{IL}}$) MCM44400B–60 and MCM4L4400B–60, tp $_{C}$ = 45 ns MCM44400B–70 and MCM4L4400B–70, tp $_{C}$ = 45 ns MCM44400B–80 and MCM4L4400B–80, tp $_{C}$ = 50 ns	ICC4		110 100 90	mA	1, 3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM44400B MCM4L4400B	ICC5	_	1.0 200	mA μA	
V $_{CC}$ Power Supply Current During $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle MCM44400B–60 and MCM4L4400B–60, t $_{RC}$ = 110 ns MCM44400B–70 and MCM4L4400B–70, t $_{RC}$ = 130 ns MCM44400B–80 and MCM4L4400B–80, t $_{RC}$ = 150 ns	ICC6	 	110 100 90	mA	1
V_{CC} Power Supply Current, Battery Backup Mode — MCM4L4400B Only (figC = 125 μs; \overline{CAS} = \overline{CAS} Before \overline{RAS} Cycling or 0.2 V; \overline{G} , \overline{W} = V_{CC} – 0.2 V; A0 – A9 = V_{CC} – 0.2 V or 0.2 V; DQ0 – DQ3 = V_{CC} – 0.2 V or 0.2 V or OPEN; t _{RAS} = Min to 1 μs)	ICC7		300	μА	1, 4
Standby Current	ICC8	_	5	mA	1
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	lkg(l)	- 10	10	μА	
Output Leakage Current ($\overline{CAS} = V_{IH}$, 0 V $\leq V_{OUt} \leq 5.5 V$)	llkg(O)	- 10	10	μА	
Output High Voltage (I _{OH} = - 5 mA)	VOH	2.4	Vcc	٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	0	0.4	٧	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while $\overline{RAS} = V_{II}$.
- 3. Column address can be changed once or less while $\overline{CAS} = V_{IH}$.
- 4. t_{RAS} (max) = 1 μs is only applied to refresh of battery-back up. t_{RAS} (max) = 10 μs is applied to functional operating.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit
Input Capacitance	A0 – A9 G, RAS, CAS, W	C _{in}	5 7	pF
I/O Capacitance (CAS = VIH to Disable Output)	DQ0 - DQ3	C _{I/O}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Symbol		MCM44400B-60 MCM4L4400B-60		MCM44400B-70 MCM4L4400B-70		MCM44400B-80 MCM4L4400B-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110	-	130		150	_	ns	6
Read-Write Cycle Time	^t RELREL	†RWC	150		180		200		ns	6
Fast Page Mode Cycle Time	†CELCEL	tPC	40	_	45	_	50	-	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRWC	80		95		100		ns	
Access Time from RAS	†RELQV	†RAC		60		70		80	ns	7,8,9
Access Time from CAS	†CELQV	†CAC	_	15		20	_	20	ns	7,9,10,11
Access Time from Column Address	tAVQV	†AA	_	30		35	_	40	ns	7,9,11,12
Access Time from Precharge CAS	1CEHQV	[†] CPA	_	35		40	_	45	ns	7,9,11
Output Buffer and Turn-Off Delay	¹ CEHQZ	†OFF	0	15	0	20	0	20	ns	13
Transition Time (Rise and Fall)	tT	tτ	3	50	3	50	3	50	ns	1
RAS Precharge Time	†REHREL	tRP	40		50		60	_	ns	
RAS Pulse Width	^t RELREH	†RAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP		100 k		100 k	_	100 k	ns	
RAS Hold Time	†CELREH	tRSH	15	_	20	_	20		ns	
CAS Hold Time	^t RELCEH	tCSH	60		70		80	_	ns	
CAS Precharge to RAS Hold Time	†CEHREH	[†] RHCP	35		40		45		ns	
CAS Pulse Width	†CELCEH	tCAS	15	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	^t RCD	20	45	20	50	20	60	ns	14
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	30	15	35	15	40	ns	15

NOTES

continued

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 100 µs is required after power-up followed by 8 initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle) before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{|H} and V_{|H} (or between V_{|H} and V_{|H}) in a monotonic manner.
- 4. AC measurements assume t_T = 5.0 ns.
- 5. In delayed write or read modify write cycles, must disable output buffer prior to applying data to the device.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 7. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 8. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 9. In a test mode read cycle, the value of tpAC, tAA, tCAC, and tCPA is delayed for 2 ns to 5 ns for the specified value. These parameters should be in the test mode cycles by adding the above value to the specified value in the data sheet.
- 10. Assumes that tRCD ≥ tRCD (max) and tRAD ≤ tRAD (max).
- 11. Access time is determined by the longer of tAA or tCAC or tCPA.
- 12. Assumes that $t_{RCD} \le t_{RCD}$ (max) and $t_{RAD} \ge t_{RAD}$ (max).
- 13. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 14. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 15. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symbol		MCM44400B-60 MCM4L4400B-60		MCM44400B-70 MCM4L4400B-70		MCM44400B-80 MCM4L4400B-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	^t CEHREL	tCRP	10	_	10	_	10	_	ns	
CAS Precharge Time	^t CEHCEL	^t CP	10		10		10	_	ns	
Row Address Setup Time	†AVREL	tASR	0	_	0	_	0		ns	
Row Address Hold Time	†RELAX	tRAH	10	_	10	-	10		ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0		0		ns	
Column Address Hold Time	^t CELAX	^t CAH	15	_	15	_	15	_	ns	
Column Address to RAS Lead Time	†AVREH	^t RAL	30		35		40	_	ns	
Read Command Setup Time	†WHCEL	†RCS	0	_	0	_	0	-	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0		0	_	ns	16
Read Command Hold Time Referenced to RAS	†REHWX	tRRH	0		0	_	0	_	ns	16
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15		15	_	15	-	ns	
Write Command Pulse Width	tWLWH	twp	10		10	_	10	_	ns	
Write Command to RAS Lead Time	twlREH	tAWL	15	_	20	_	20	_	ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	15	_	20	_	20	_	ns	
Data in Setup Time	†DVCEL	t _{DS}	0		0	_	0		ns	17
Data in Hold Time	†CELDX	tDH	15	T -	15		15	-	ns	17
Refresh Period MCM44400B MCM4L4400B	tRVRV	[†] RFSH		16 128		16 128	_	16 128	ms	
Write Command Setup Time	†WLCEL	twcs	0		0	_	0	_	ns	18
CAS to Write Delay	^t CELWL	tCWD	35		45		45		ns	18
RAS to Write Delay	†RELWL	tRWD	80		95		105		ns	18
Column Address to Write Delay Time	1AVWL	tawd	50	_	60	_	65		ns	18
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	[†] CPWD	55	_	65	_	70	_	ns	18
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	10	_	10		10		ns	
CAS Hold Time for CAS Before RAS Refresh	¹ RELCEH	tCHR	10	_	10		10		ns	
RAS Precharge to CAS Active Time	¹ REHCEL	†RPC	10	_	10		10		กร	
CAS Precharge Time for CAS Before RAS Counter Time	[†] CEHCEL	tCPT	40		40	_	40		ns	
G Access Time	†GLQV	1GA	_	15	_	20		20	ns	7
G to Data Delay	^t GLHDX	†GD	15	_	20	-	20		ns	(continu


(continued)


 ^{16.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 17. These parameters are referenced to CAS leading edge in early write cycles and to W̄ leading edge in read–write cycles.

^{18.} twcs. trwb. tcwb. tawb. and tcpwb are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD≥tcWD (min), tpWD≥tpWD (min), tpWD≥tpWD (min), and tcpWD≥tcpWD (min) (page mode) the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symbol		MCM44400B-60 MCM4L4400B-60		MCM44400B-70 MCM4L4400B-70		MCM44400B-80 MCM4L4400B-80			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	0	_	0	_	0	-	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	tRELWL	twr	10	_	10	_	10		ns	
Output Buffer Turn-Off Delay Time from G	^t GHQZ	^t GZ	0	15	0	20	0	20	ns	13
G Command Hold Time	tWLGL	†GH	15	_	20	_	20	-	ns	
Write Command Setup Time (Test Mode)	tWLREL	twts	0	-	0	_	0	_	ns	
Write Command Hold Time (Test Mode)	[†] RELWH	tWTH	10	_	10	_	10	_	ns	







READ-WRITE CYCLE - tawc -_t_{RP}. - tras -- t csh -- [†]RCD - t_{RSH} t CRP - t CRP - tcas -- t ASC ^t ASH - → TRAH - ^t CAH COLUMN ADDRESSES 1 AWD TOWD t CWL --¹RAD --• t RWL -__t _trwd -W -t_{GA} -tcac t RAC - t_{DS} †GZ-← t_{DH} → $_{\rm QO\,-\,DQ3}^{\rm V_{IH}\,\,/V_{OH}\,-}_{\rm V_{IL}\,\,\,V_{OL}\,-}$ VALID DATA OUT VALID DATA IN

FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE







RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)





CAS REFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 100 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{|L}, t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (trah) specification is met (and defines transition). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 1M x 4 RAM: RAS—only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the \overline{RAS} and \overline{CAS} clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both \overline{CAS} and output enable (\overline{G}) control read access time: \overline{CAS} must be active before or at t_{RCD} maximum and \overline{G} must be active $t_{RAC} - t_{GA}$ (both minimum) after \overline{RAS} active transition to guarantee valid data out (Q) at t_{RAC} (access time from \overline{RAS} active transition). If the t_{RCD} maximum is exceeded and/or \overline{G} active transition does not occur in time, read access time is determined by either the \overline{CAS} or \overline{G} clock active transition (t_{CAC} or t_{GA}).

 respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of the top precharge the internal device circuitry for the next active cycle. O is valid, but not latched, as long as the $\overline{\text{CAS}}$ and $\overline{\text{G}}$ clocks are active. When either the $\overline{\text{CAS}}$ or $\overline{\text{G}}$ clock transitions to inactive, the output will switch to High–Z (three–state) topp or the transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because \overline{W} active transition precedes or coincides with $\overline{\text{CAS}}$ active transition, keeping data-out buffers and $\overline{\text{G}}$ disabled.

A late write cycle (referred to as $\overline{G}\text{--}\text{controlled}$ write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD + tCWD + tRWL+2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but outputs are switched off by \overline{G} inactive transition, which is required to write to the device. O may be indeterminate (see note 18 of the AC Operating Conditions table). \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle. \overline{G} must remain inactive for tGH after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read–write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for tCWD minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (tcAc) is typically half the regular \widehat{RAS} clock access time, thac. Page mode operation consists of keeping \widehat{RAS} active while toggling \widehat{CAS} between VIH and VIL. The row is latched by \widehat{RAS} active transition, while each \widehat{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum top, while RAS remains low (VIL). The second CAS active transition while RAS is tow initiates the first page mode cycle (tpc or tpRWc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM44400B require refresh every 16 milliseconds, while refresh time for the MCM4L4400B is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM44400B, and 124.8 microseconds for the MCM44400B. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM44400B and 128 milliseconds on the MCM44400B.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twrp before and time twrh after RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read—write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the 1s which were written in step two in normal read mode.
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read 0s which were written in step four in normal read mode.
- 6. Repeat steps one to five using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of


the device. See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in **Test Mode** as shown in the test mode timing diagram. A **CAS** before **RAS** or a **RAS-only refresh cycle** puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.


TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0 1	0	0	0	0	1 1
		0			


W, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A9 are Don't Care)




TEST MODE — READ CYCLE




TEST MODE - EARLY WRITE CYCLE



TEST MODE — FAST PAGE MODE READ CYCLE $(\overline{G} = Low)$



DQ0 - DQ3



ORDERING INFORMATION (Order by Full Part Number)

VALID

DATA IN

VALID

DATA IN

VALID

DATA IN

