TOSHIBA MOS MEMORY PRODUCTS

5.亲手,只是这一样的第三人称称数数的实现还有电影的一个多数的形式工作。

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

DESCRIPTION

The TMM27256ED is a $32,768 \text{ words} \times 8$ bits ultraviolet light erasable and electrically programmable read only memory.

For read operation, the TMM27256BD's access time is 150 ns/200 ns, and the TMM27256BD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input.


For program operation, the programming is achieved by using the high speed programming mode. The TMM27256BD is fabricated with the N-channel silicon double layer gate MOS technology.

FEATURES

		-15	-20	-150	-200		
1	v _{CC}	5V±5%		5V±	10%		
	tACC	150ns	200ns	150ns	200ns		
	I _{CC2}	1.0	OmA	120mA			
	I _{CC1}	3	30mA		35mA		

- · Full static operation
- · High speed programming mode I, II
- · Inputs and outputs TTL compatible
- · Pin compatible with i27256
- · Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



PIN CONNECTI	ON	
$v_{PP} d$	1 28	$b_{v_{cc}}$
A12	2 27	Al 4
A7 C	3 26	A13
A6 🗖	4 25	J A8
A5 🗖	5 24	D A9
A4 🗖	6 23	A11
A3 🗖	7 22	D <u>oe</u>
A2 🗖	8 21	D V10
A1 C		CE
¥0 [10 19	1 07
∞ ⊏	11 18	1 06
01 🗖		D 05
02 🗖		
GND [14 15	D 03

PIN NAMES						
A0~A14	Address Inputs					
00∿ 07	Outputs (Inputs)					
CE	Chip Enable Input					
ŌĒ	Output Enable Input					
V _{PP}	Program Supply Voltage					
v _{CC}	Power Supply Voltage (+5V)					
GND	Ground					

MODE SELECTION								
MODE	Œ (20)	ŌĒ (22)	V _{PP} (1)	V _{CC} (28)	00 ∿ 07 (11∿13, 15∿19)	POWER		
Read	L	L			Data Out	Active		
Output Deselect	t * H		5V	5V	High Impedance			
Standby	н	*			High Impedance	Standby		
Program	L	н	1) 12.5V	6V	Data In			
Program Inhibit	Н	Н	2)	23	High Impedance	Active		
Program Verify	*	L	12.75V	6.25v	Data Out			
The state of the s								

*: H or L

1): HIGH SPEED PROGRAMMING MODE I
2): HIGH SPEED PROGRAMMING MODE II

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
v _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	v
v_{PP}	Program Supply Voltage	-0.6 ~ 14.0	v
v _{IN}	Input Voltage	-0.6 ∿ 7.0	v
V _{I/O}	Input/Output Voltage	-0.6 ~ 7.0	v
P_{D}	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature · Time	260 · 10	°C•sec
TSTG	Storage Temperature	-65 ∿ 125	°C
T _{OPR}	Operating Temperature	0 ∿ 70	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27256BD-15/20	TMM27256BD-150/200
Ta	Operating Temperature	0 ∿ 70°C	0 ∿ 70°C
ACC	VCC Power Supply Voltage	5V±5%	5V±10%
V _{PP}	Vpp Power Supply Voltage	2.0 ∿ V _{CC} +0.6V	2.0 ∿ VCC+0.6V

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CON	DITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	$v_{IN}=0 \sim v_C$	С	-	-	±10	μA
ILO	Output Leakage Current	Vour=0.4 ^	^ ACC	-	-	±10	μA
I _{CC1}	Supply Current (Standby)	7=	-15/20	_	-	30	_,
		CE=VIH	-150/200	_	-	35	mA
Icc2	Supply Current (Active)	CE=VIL	-15/20		-	100	mA
1002			-150/200	-	-	120	
VIH	Input High Voltage		-	2.0	-	V _{CC} +1.0	v
VIL	Input Low Voltage		_	-0.3	-	0.8	V
v _{OH}	Output High Voltage	I _{OH} =-400μ	I _{OH} =-400μA		_	-	v
VOL	Output Low Voltage	I _{OL} =2.1mA		_	_	0.4	v
I _{PP1}	Vpp Current	Vpp=0 ~ Vcc+0.6		-	-	±10	μА

A.C. CHARACTERISTICS

SYMBOL	PARAMETER	TMM27256	BD-15/150	TMM27256BI	MM27256BD-20/200		
SIMBOL	FARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	
tACC	Address Access Time	-	150	-	200	ns	
t _{CE}	CE to Output Valid		150	-	200	ns	
t _{OE}	OE to Output Valid		70		70	ns	
t _{DF1}	CE to Output in High-Z	0	60	0	60	ns	
t _{DF2}	OE to Output in High-Z	0	60	0	60	ns	
tOH	Output Data Hold Time	0	-	0	-	ns	

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L=100pF

• Input Pulse Rise and Fall Times : 10ns Max. • Input Pulse Levels : $0.45 \text{V} \sim 2.4 \text{V}$


• Timing Measurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CIN	Input Capacitance	AIN=0A	-	4	6	pF
COUT	Output Capacitance	v _{OUT} =0v	-	8	12	pF

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.0	_	V _{CC} +1.0	v
VIL	Input Low Voltage	-0.3	_	0.8	v
v _{CC}	VCC Power Supply Voltage	5.75	6.0	6.25	v
v _{PP}	VPP Power Supply Voltage	12.0	12.5	13.0	v

To a suit the facility of the state to the facility of the fact that the second of the second of the second of

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, VCC=6V±0.25V, Vpp=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	v
v _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	v
Icc	V _{CC} Supply Current	-	-	-	120	mA
I _{PP2}	VPP Supply Current	VPP=13.0V	_	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

		7 00				
SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
tAH	Address Hold Time	-	2	_	-	μs
tCES	CE Setup Time	-	0	_	-	ns
tCEH	CE Hold Time	-	0	-	_	ns
t _{OES}	OE Setup Time	-	2	-	-	μs
tDS	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2		-	μs
tVPS	Vpp Setup Time	-	2	-	-	μs
tvcs	V _{CC} Setup Time	-	2	-	-	μs
tPW	Initial Program Pulse Width	CE=VIL, OE=VIH	0.95	1.0	1.05	ms
tOPW	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{OE}	OE to Output Valid	CE=VIH	_	-	150	ns
tDFP	OE to Output in High-Z	CE=V _{IH}	_	_	130	ns

A.C. TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L (100pF)

Input Pulse Rise and Fall Time : 10ns Max.
 Input Pulse Levels : 0.45V \(\times 2.4V \)

• Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
VIH	Input High Voltage	2.0	-	V _{CC} +1.0	v	
VIL	Input Low Voltage	-0.3	-	0.8	v	
v _{cc}	V _{CC} Power Supply Voltage	6.0	6.25	6.5	v	
V _{PP}	Vpp Power Supply Voltage	12.5	12.75	13.0	v	

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, VCC=6.25v±0.25v, Vpp=12.75v±0.25v)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	V _{IN} =0 ∿ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4		-	V
VOL	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	v
ICC	V _{CC} Supply Current	-	-	-	120	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	***	50	mА

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	1	μs
tCES	CE Setup Time	-	0		•	ns
t _{CEH}	CE Hold Time	-	0	-	1	ns
t _{OES}	OE Setup Time	-	2	-	-	μs
tDS	Data Setup Time	-	2	1	-	μS
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
tvcs	V _{CC} Setup Time	-	2	1	1	μs
tPW	Program Pulse Width	Œ=V _{IL} , Œ=V _{IH}	0.095	0.1	0.105	ms
toE	OE to Output Valid	Œ=V _{IH}	-	1	150	ns
t _{DFP}	OE to Output in High-Z	CE=VIH	-	-	130	ns

A.C. TEST CONDITIONS

· Output Load

: 1 TTL Gate and $C_{\rm L}$ (100pF)

• Input Pulse Rise and Fall Times : 10ns Max.


• Input Pulse Levels

: 0.45V ~ 2.4V

• Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I (v_{CC} =6 $v_{\pm}0.25v$, v_{PP} =12.5 $v_{\pm}0.5v$) HIGH SPEED PROGRAMMING MODE II (v_{CC} =6.25 $v_{\pm}0.25v$, v_{PP} =12.75 $v_{\pm}0.25v$)



Note 1. V_{CC} must be applied simultaneously or before $V_{\rm PP}$ and cut off simultaneously or after $V_{\rm pp}$.

- 2. Removing the device from socket and setting the device in socket with $V_{\rm PP}$ =12.5V±0.5V or $V_{\rm PP}$ =12.75V±0.25V may cause permanent damage to the device.
- 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the $V_{\rm pp}$ terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TMM27256BD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity $[w/cm^2] \times exposure$ time [sec.]) for erasure should be a minimum of 15 $[w\cdot sec/cm^2]$.

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [μ w/cm²] × (20 × 60) [sec] = 15 [ω ·sec/cm²].)

The TMM27256BD's erasure begins to occur when exposed to light with wavelength shorter than 4000\AA . The sunlight and the flourescent lamps will include $3000 \sim 4000\text{\AA}$ wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TMM27256BD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

PIN NAMES(NUMBER)			ŌE	VPP	vcc	00 ∿ 07	POWER	
MODE		(20)	(22)	(1) (28)		(11 ∿ 13, 15 ∿ 19)	LOWER	
Read Operation	Read	L	L			Data Out	Active	
-	Output Deselect	*	H	5V	5V	High Impedance		
(Ta=0 ∿ 70°C)	Standby	H	*			High Impedance	Standby	
Program Operation	Program	L	Н	12.5V ¹⁾	6V ¹⁾	Data In		
	Program Inhibit	Н	H	2)	2)	High Impedance	Active	
(Ta=25±5°C)	Program Verify	*	L	12.75V	6.25V	Data Out		

Note: H; VIH, L; VIL, *; VIH or VIL

- 1); HIGH SPEED PROGRAMMING MODE I
- 2); HIGH SPEED PROGRAMMING MODE II

READ MODE

The TMM27256BD has two control functions. The chip enable (\overline{CE}) controls the eperation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=VIL$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (tCE) is equal to the address access time (t_{ACC}). Assuming that $\overline{\text{CE}}\text{-V}_{\text{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{OF} from the falling edge of $\overline{\text{OE}}$.

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}}=\text{V}_{\text{IH}}$ or $\overline{\text{OE}}=\text{V}_{\text{IH}}$, the outputs will be in a high impedance state. So two or more TMM27256BD's can be connected together on a common bus line. When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM27256BD has a low power standby mode controlled by the $\overline{\text{CE}}$ signal. By applying a high level to the $\overline{\text{CE}}$ input, the TMM27256BD is placed in the standby mode which reduce 70% of the operating current by applying TTL-high level and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM27256BD are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TMM27256BD is in the programming mode when the Vpp input is at 12.5V or 12.75V and $\overline{\text{CE}}$ is at TTL-Low level under $\overline{\text{OE}}$ =VIH.

The TMM27256BD can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with $\overline{\text{OE}}$ at V_{IL} and $\overline{\text{CE}}$ at V_{IH} or V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (12.5V or 12.75V) is applied to V_{pp} terminal, a TTL high level \overline{CE} input inhibits the TMM27256BD from being programmed. Programming of two or more TMM27256BD's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at V_{CC}=6.0V and V_{PP}=12.5V.

The programming is achieved by applying a single TTL low level lms pulse to the $\overline{\text{CE}}$ input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{\rm CC}=V_{\rm PP}=5V$.


HIGH SPEED PROGRAMMING MODE II

The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $V_{PP}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).


When programming has been completed, the data in all addresses should be verified with $V_{\rm CC}=V_{\rm PP}=5V$.

HIGH SPEED PROGRAMMING MODE I FLOW CHART



THE RESIDENCE OF THE PROPERTY OF THE PROPERTY

HIGH SPEED PROGRAMMING MODE II FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM27256BD which identifies its manufacture and device type.

The programming equipment may read out manufacturer code and device code from TMM27256BD by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$. These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TMM27256BD.


PINS	AO	07	06	05	04	03	02	01	00	HEX.
SIGNATURE	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	v _{IH}	0	1	0	1	0	1	0	0	54


Notes: A9=12V±0.5V

A1 \sim A8, A10 \sim A14, \overline{CE} , \overline{OE} = V_{IL}

OUTLINE DRAWINGS

Unit in mm





- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.
 - 2. This value is measured at the end of leads.
 - 3. All dimensions are in millimeters.