

**TSM2314****SOT-23****Pin Definition:**

1. Gate
2. Source
3. Drain

**PRODUCT SUMMARY**

<b>V<sub>DS</sub> (V)</b>	<b>R<sub>DS(on)</sub>(mΩ)</b>	<b>I<sub>D</sub> (A)</b>
20	33 @ V <sub>GS</sub> = 4.5V	4.9
	40 @ V <sub>GS</sub> = 2.5V	4.4
	100 @ V <sub>GS</sub> = 1.8V	2.9

**Features**


- Advance Trench Process Technology
- High Density Cell Design for Ultra Low On-resistance

**Application**

- Load Switch
- PA Switch

**Ordering Information**

<b>Part No.</b>	<b>Package</b>	<b>Packing</b>
TSM2314CX RF	SOT-23	3Kpcs / 7" Reel

**Block Diagram**

N-Channel MOSFET

**Absolute Maximum Rating (Ta = 25°C unless otherwise noted)**

<b>Parameter</b>	<b>Symbol</b>	<b>Limit</b>	<b>Unit</b>
Drain-Source Voltage	V <sub>DS</sub>	20	V
Gate-Source Voltage	V <sub>GS</sub>	±12	V
Continuous Drain Current, V <sub>GS</sub> @4.5V.	I <sub>D</sub>	4.9	A
Pulsed Drain Current, V <sub>GS</sub> @4.5V	I <sub>DM</sub>	15	A
Continuous Source Current (Diode Conduction) <sup>a,b</sup>	I <sub>S</sub>	1.0	A
Maximum Power Dissipation	P <sub>D</sub>	1.25	W
		0.8	
Operating Junction Temperature	T <sub>J</sub>	+150	°C
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C

**Thermal Performance**

<b>Parameter</b>	<b>Symbol</b>	<b>Limit</b>	<b>Unit</b>
Junction to Case Thermal Resistance	R <sub>θ<sub>JF</sub></sub>	75	°C/W
Junction to Ambient Thermal Resistance (PCB mounted)	R <sub>θ<sub>JA</sub></sub>	120	°C/W

Notes:


- a. Pulse width limited by the Maximum junction temperature
- b. Surface Mounted on FR4 Board, t ≤ 5 sec.

**TSM2314****Electrical Specifications** ( $T_a = 25^\circ\text{C}$  unless otherwise noted)


Parameter	Conditions	Symbol	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	$BV_{DSS}$	20	--	--	V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	$V_{GS(\text{TH})}$	0.45	--	1	V
Gate Body Leakage	$V_{GS} = \pm 4.5\text{V}, V_{DS} = 0\text{V}$	$I_{GSS}$	--	--	$\pm 1.5$	$\mu\text{A}$
Zero Gate Voltage Drain Current	$V_{DS} = 16\text{V}, V_{GS} = 0\text{V}$	$I_{DSS}$	--	--	1.0	$\mu\text{A}$
On-State Drain Current	$V_{DS} \geq 10\text{V}, V_{GS} = 4.5\text{V}$	$I_{D(\text{ON})}$	15	--	--	A
Drain-Source On-State Resistance	$V_{GS} = 4.5\text{V}, I_D = 4.9\text{A}$	$R_{DS(\text{ON})}$	--	27	33	$\text{m}\Omega$
	$V_{GS} = 2.5\text{V}, I_D = 4.4\text{A}$		--	33	40	
	$V_{GS} = 1.8\text{V}, I_D = 2.9\text{A}$		--	80	100	
Forward Transconductance	$V_{DS} = 15\text{V}, I_D = 5.0\text{A}$	$g_{fs}$	--	40	--	S
Diode Forward Voltage	$I_S = 1.0\text{A}, V_{GS} = 0\text{V}$	$V_{SD}$	--	0.8	1.2	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	$V_{DS} = 10\text{V}, I_D = 5.0\text{A}, V_{GS} = 4.5\text{V}$	$Q_g$	--	11	14	nC
Gate-Source Charge		$Q_{gs}$	--	1.5	--	
Gate-Drain Charge		$Q_{gd}$	--	2.1	--	
Input Capacitance	$V_{DS} = 10\text{V}, V_{GS} = 0\text{V}, f = 1.0\text{MHz}$	$C_{iss}$	--	900	--	pF
Output Capacitance		$C_{oss}$	--	140	--	
Reverse Transfer Capacitance		$C_{rss}$	--	100	--	
<b>Switching<sup>c</sup></b>						
Turn-On Delay Time	$V_{DD} = 10\text{V}, R_L = 10\Omega, I_D = 1\text{A}, V_{GEN} = 4.5\text{V}, R_G = 6\Omega$	$t_{d(on)}$	--	0.53	0.8	nS
Turn-On Rise Time		$t_r$	--	1.4	2.2	
Turn-Off Delay Time		$t_{d(off)}$	--	13.5	20	
Turn-Off Fall Time		$t_f$	--	5.9	9	

## Notes:

- a. pulse test: PW  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$
- b. For DESIGN AID ONLY, not subject to production testing.
- c. Switching time is essentially independent of operating temperature.



Switching Test Circuit



Switching Waveforms