## CAT3211

## $I^{2}$ C Programmable Haptic Driver for Rotary (ERM) DC Motors

## Description

The CAT3211 is an H-Bridge motor driver IC that includes an $\mathrm{I}^{2} \mathrm{C}$ programmable haptic generator state machine, internal oscillator and adjustable LDO voltage regulator, all in one compact solution.

Two operating modes are supported: haptic mode (triggered via H_TRIG pin or register) and vibrator mode (VIB_EN pin or register).

H-TRIG triggers a haptic sequence where Forward, Coast, Reverse and Recovery time durations are controlled. All four timer durations are configured via $\mathrm{I}^{2} \mathrm{C}$ interface registers.

The LDO output voltage supplying the H-Bridge can be programmed from 2.0 V to 5.0 V or shorted to VIN (using LDOH register). This allows the motor to be safely overdriven for short durations, greatly increasing the user experience.

Driving VIB_EN high sets the H-Bridge to forward direction and LDO voltage to a predefined vibrator setting (using LDOV register). The motor can be continuously and safely driven at low voltages in vibrator mode.

The device is fully protected against POS, NEG and REG short and over current conditions. Thermal shutdown protection prevents damage to the device and system during over temperature junction conditions.

UQFN12 $1.7 \times 2 \mathrm{~mm}$ package is ideal for space constrained applications.

## Features

- Haptic Generator Mode with Programmable Timers
- Internal 1 ms Oscillator $\pm 20 \%$
- 600 mA Output Drive Current
- High Speed $400 \mathrm{kHz} \mathrm{I}^{2} \mathrm{C}$ Interface
- Internal LDO with Mode Adjustable Output Voltage
- Supply Voltage Range from 2.7 V to 5.5 V
- Internal H-Bridge Driver ( $0.8 \Omega$ typ.)
- 1 Amp Diode Clamping Capability (H-Bridge \& LDO)
- Zero Current Shutdown Mode
- Thermal Shutdown and Over-current Protection
- Small 1.7 mm x 2 mm, 12-lead UQFN Package
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant


## Typical Applications

- Eccentric Rotating Mass (ERM) Motor Control
- Haptic Vibrators in Mobile Devices

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


## MARKING DIAGRAM



KA = Specific Device Code
M = Date Code

- = Pb-Free Package


ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| CAT3211MUTAG | UQFN12 <br> (Pb-Free) | $3000 /$ <br> Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## CAT3211



Figure 1. Typical Application Circuit

Table 1. ABSOLUTE MAXIMUM RATINGS

| Parameter | Rating | Unit |
| :---: | :---: | :---: |
| VIN | 6 | V |
| H_TRIG, VIB_EN, SDA, SCL, OSC, RST Voltage | 6 to (GND - 0.3) | V |
| REG Voltage | (VIN + 0.3) to (GND - 0.3) | V |
| POS, NEG Voltage | (REG + 1.5) to (PGND - 0.3) | V |
| Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature Range | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature | 300 | ${ }^{\circ} \mathrm{C}$ |
| ESD Immunity <br> Human Body Model per Standard JESD22-A114E Machine Model per Standard JESD22-A115-A | $\begin{gathered} 2000 \\ 200 \end{gathered}$ | V |
| ```Latch-up Immunity per Standard JESD78 Logic Pins POS and NEG Pins``` | $\begin{aligned} & 100 \\ & 600 \end{aligned}$ | mA |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 2. RECOMMENDED OPERATING CONDITIONS

| Parameter | Rating | Unit |
| :--- | :---: | :---: |
| VIN | 2.7 to 5.5 | V |
| Ambient Temperature Range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| POS and NEG Pin Current (Motor Current) | 0 to $\pm 600$ | mA |

Table 3. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)
(Typical values: VIN $=5.0 \mathrm{~V}$, RST $=$ Logic High, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ unless otherwise specificed.)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Current in Haptic Mode (no load) on VIN pin | $\mathrm{I}_{\text {QH }}$ | Haptic Mode triggered, CHIP_EN = 1 (register) |  | 270 | 600 | $\mu \mathrm{A}$ |
| Operating Current in Vibrator Mode (no load) on VIN pin | I QV | VIB EN = High, RST = High, $\text { CHIP_EN = } 1 \text { (register) }$ |  | 190 | 600 | $\mu \mathrm{A}$ |
| Standby Current on VIN pin | Istby | VIB_EN = Low <br> Haptic Mode NOT triggered |  | 1 | 20 | $\mu \mathrm{A}$ |
| Shutdown Current | ISHDN | $\begin{aligned} & \hline \text { RST = Low } \\ & \text { POS and NEG Shorted } \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| H-Bridge Output Drive Resistance (Note 2) | $\mathrm{R}_{\text {HBRDG }}$ | $\begin{aligned} & \text { VIB_EN = High, REG = VIN, } \\ & \text { ILOAD }=100 \mathrm{~mA} \end{aligned}$ |  | 0.8 | 1.6 | $\Omega$ |

1. Limits are fully tested at $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ and guaranteed across temperature by design and characterization statistical analysis.
2. Total combined resistance of high-side and low-side switched (measured at 100 mA load). Does not include LDO Switch Resistance.
3. Limits guaranteed by design and statistical analysis.

Table 3. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)
(Typical values: VIN $=5.0 \mathrm{~V}, \mathrm{RST}=$ Logic High, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ unless otherwise specificed.)

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REG Output Voltage Accuracy | $\mathrm{V}_{\text {REG }}$ | Any Programmed Voltage <br> ( 2.0 V to 5.0 V ) LDOV \& LDOH | -5 |  | +5 | \% |
| LDO Voltage Regulator Dropout Resistance | $\mathrm{R}_{\text {LDO }}$ | $\begin{aligned} & \text { V_LDO }=00 \mathrm{~h} \& \text { VIB_EN }=1 \\ & \text { ILOAD }^{2}=100 \mathrm{~mA} \end{aligned}$ |  | 0.4 | 0.8 | $\Omega$ |
| REG Pin Pull-up Current to VIN | IP_REG | $\mathrm{VIN}=5 \mathrm{~V}, \mathrm{REG}=\mathrm{GND}$, no load (POS, NEG floating) Shutdown and Standby Mode |  | 1 |  | mA |
| Output Drive Current | Iout | Headroom: <br> VIN - \| VPOS -VNEG | $=1.2 \mathrm{~V}$ | 600 |  |  | mA |
| Output Short Circuit Current Limit (Note 3) | Isc | POS and NEG Pin Shorted | 600 | 850 | 1000 | mA |
| ```H_TRIG, VIB_EN,OSC, RST Pins ITnternal pull-down resistor H_TRIG, VIB_EN,OSC,SDA,SCL, RST Pins Logic High Input Voltage Logic Low Input Voltage``` | $\begin{aligned} & \mathrm{R}_{\mathrm{IN}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ |  | 1.4 | 110 | 0.4 | $\begin{gathered} \mathrm{k} \Omega \\ \mathrm{~V} \\ \mathrm{~V} \end{gathered}$ |
| Thermal Shutdown (Note 3) | TSD |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Hysteresis (Note 3) | $\mathrm{T}_{\mathrm{HYS}}$ |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| Under-Voltage Lockout (UVLO) | $\mathrm{V}_{\text {UVLO }}$ |  |  | 2.0 |  | V |

1. Limits are fully tested at $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ and guaranteed across temperature by design and characterization statistical analysis.
2. Total combined resistance of high-side and low-side switched (measured at 100 mA load). Does not include LDO Switch Resistance.
3. Limits guaranteed by design and statistical analysis.

Table 4. TIMING CHARACTERISTICS (Note 4)
(Typical values: VIN $=5.0 \mathrm{~V}$, RST $=$ Logic High, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ unless otherwise specificed.)

| Name | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Clock Period (OSC) | Tosc | Reg EXT_OSC ( 00 hBO ) $=0$ |  | 1 |  | ms |
| Internal Clock Accuracy (OSC) | Tosc_acc | Reg EXT_OSC ( 00 hBO ) $=0$ | -20 |  | +20 | \% |
| External Clock Period (OSC Pin) (Note 5) | Toscext | Reg EXT_OSC ( 00 hBO ) $=1$ | 1 |  | 2000 | $\mu \mathrm{s}$ |
| External Clock Timeout (OSC Pin) | Toscwd | Reg EXT_OSC (00hBO) = 1 Rising Edge to Rising Edge | 6 | 8 | 10 | ms |
| Clock OSC Low Time | Toscl_min |  | 0.3 |  |  | us |
| Clock OSC High Time | Tosch_Min |  | 0.2 |  |  | us |
| H_TRIG High Duration (Note 5) | Thtrig_min |  | 200 |  |  | ns |
| VIB_EN Rising to POS/NEG Drive Delay | TVIB_R |  |  | 40 |  | us |
| VIB_EN Falling to POS/NEG Float Delay | TVIB_F |  |  | 0.3 |  | us |
| H_TRIG Trigger to POS/NEG Drive Delay | TTRIG_R |  |  | 40 |  | us |
| Direction Break-Before-Make Delay | $\mathrm{T}_{\text {BBM }}$ | Haptic mode forward to reverse (no coast) |  | 2 |  | us |

4. Limits are fully tested at $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ and guaranteed across temperature by design and characterization statistical analysis.
5. Limits guaranteed by design and statistical analysis.


NOTE: Above example has LDOV $($ REG $)=1 \mathrm{Ah}$ and LDOH $($ REG $)=00 \mathrm{~h}$.
Figure 2. Haptic/Vibrator Mode Timing Diagram


Figure 3. Haptic Power-Up Response (Ttrig_r) ( 100 mA resistive load)


Figure 4. Haptic Forward-Reverse Transition ( 100 mA resistive load)

Table 5. $I^{2} \mathrm{C}$ TIMING CHARACTERISTICS
(Typical values: VIN $=5.0 \mathrm{~V}, \mathrm{RST}=$ Logic High, $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ unless otherwise specificed.) (Note 6)

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | Interface Clock Frequency (Note 6) |  |  | 400 | kHz |
| $t_{\text {AA }}$ | SCL Low to SDA Data Out and ACK Out |  |  | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {BUF }}$ | Bus Free Time Before a New Transmission Can Start | 1.2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD: STA }}$ | Start Condition Hold Time | 0.6 |  |  | $\mu \mathrm{S}$ |
| t Low | Clock Low Period | 1.2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock High Period | 0.6 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {SU:STA }}$ | Start Condition Setup Time (For a Repeated Condition) | 0.6 |  |  | $\mu \mathrm{S}$ |
| thd:DAT | Data In Hold Time | 0 |  |  | ns |
| $\mathrm{t}_{\text {SU:DAT }}$ | Data In Setup Time | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | SDA and SCL Rise Time (Note 6) |  |  | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{F}}$ | SDA and SCL Fall Time (Note 6) |  |  | 300 | ns |
| tsu:Sto | Stop Condition Setup Time | 0.6 |  |  | $\mu \mathrm{S}$ |
| $t_{\text {DH }}$ | Data Out Hold Time | 50 |  |  | ns |

6. Limits guaranteed by design and statistical analysis.


Figure 5. ${ }^{2}$ C Bus Timing Characteristics

TYPICAL CHARACTERISTICS
$\mathrm{VIN}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}, \overline{\mathrm{RST}}=$ Logic High. Rotary vibrator motor connected between the POS and NEG pins. Typical application circuit (Figure 1) unless otherwise noted.


Figure 6. Operating Current
(Vibrator mode, no load)


Figure 8. Output Short Circuit Current Limit


Figure 7. Switch Resistance ( 100 mA load)


Figure 9. VREG vs. Temp.
(Vibrate, VREG = 2.5 V)


Figure 10. Forward Time (Haptic, 30 ms )

## TYPICAL CHARACTERISTICS

$\mathrm{VIN}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}, \overline{\mathrm{RST}}=$ Logic High. Rotary vibrator motor connected between the POS and NEG pins. Typical application circuit (Figure 1) unless otherwise noted.


Figure 11. Haptic Forward/Reverse Pulse (10 $\Omega$ motor)


Figure 12. Vibrate Transition (10 $\Omega$ motor)


Figure 13. Output Short Circuit Operation

Table 6. PIN DESCRIPTION

| Pin No | Name |  |
| :---: | :---: | :--- |
| 1 | $\overline{R S T}$ | Device reset active low input. |
| 2 | SDA | I$^{2}$ C bidirectional data input/output, open-drain. |
| 3 | SCL | I$^{2}$ C clock input. |
| 4 | VIN | Supply input. |
| 5 | NEG | Connect to negative side of motor |
| 6 | PGND | Ground reference for the H-Bridge. |
| 7 | POS | Connect to positive side of motor. |
| 8 | REG | Connected to the internal LDO output. |
| 9 | OSC | External oscillator input (optional). |
| 10 | H_TRIG | External Haptic mode trigger input. |
| 11 | VIB_EN | External Vibrate mode enable input. |
| 12 | GND | Ground Reference for the device logic. |

## PIN FUNCTION

VIN is the supply voltage input pin for the device. A small $1 \mu \mathrm{~F}$ ceramic bypass capacitor is required in close proximity across the VIN pin and the GND pin. The normal operating supply voltage range is from 2.7 V to 5.5 V . An internal under-voltage lock-out (UVLO) circuit will disable the output drive current whenever the supply voltage falls below approximately 2.0 V . The driver should not be operated for a supply VIN below 2 V . If the supply dropped below 2.0 V and VIN is restored, the device should be re-programmed to the desired register setting.
VIB_EN is the vibrate enable logic input pin used to enable the vibrate mode. The applied voltage levels required for logic high and logic low are 1.4 V and 0.4 V respectively. This allows direct connection to low voltage processors. An internal pull-down resistor of $110 \mathrm{k} \Omega$ exists between the VIB_EN pin and GND. When both VIB_EN and H_TRIG are low, the device enters a standby mode. When the VIB_EN pin is taken high, the H-Bridge turns on the output in forward mode where the POS pin is connected to REG (and the NEG pin to PGND). In order to protect from overdriving the motor, the internal LDO regulates the H -Bridge between VIN and 2 V according to the LDOV register. If the $\overline{\mathrm{RST}}$ or CHIP_EN bit in the CONFIG register are low then VIB_EN input is ignored.
H_TRIG is the haptic logic input pin to trigger the haptic pulse sequence. The applied voltage levels required for logic high and logic low are 1.4 V and 0.4 V respectively. This allows direct connection to low voltage processors. An internal pull-down resistor of $110 \mathrm{k} \Omega$ exists between the H_TRIG pin and GND. When both VIB_EN and H_TRIG are low, the device enters a standby mode. On H_TRIG rising edge, the H -bridge is activated with the following haptic mode sequence: forward (POS connected to REG, NEG connected to PGND), coast (both POS and NEG disconnected), and reverse (POS connected to PGND, NEG
connected to REG). The haptic pulse timing is stored in the two registers HAPTIC_A and HAPTIC_B. A recovery timer prevents retriggering the haptic sequence until the recovery time is over. The recovery timer can be configured between 0 and 60 clock cycles according to the HAPTIC_B register. The H_Bridge input voltage can be adjusted to 'fine tune' the overdrive voltage by setting the internal LDO regulator voltage using the LDOH register. If H_TRIG is triggered while VIB_EN is high, then H_TRIG overrides and sets off a haptic timer sequence. Once the haptic sequence is finished, the device returns to normal VIB_EN mode (forward direction and LDOV setting voltage). If the $\overline{\text { RST }}$ or CHIP_EN bit in the CONFIG register are low, the H_TRIG input is ignored.
POS is the positive output node of the internal H-bridge. During normal operation, this pin has a drive resistance of approx $0.4 \Omega$ to either REG (LDO output) or to PGND, depending on the direction being selected. The maximum sourcing or sinking current at this pin is current limited to 850 mA typical. When the coast timer starts, the POS pin immediately enters a high-impedance state. During any forward/reverse transitions, the POS drive output exhibits a break-before-make interval of approximately $2 \mu \mathrm{~s}$, eliminating any shoot-through current spikes. Internal clamping diodes on the POS pin safely dissipate any inductive load current spikes back into PGND or REG nodes.
NEG is the negative output node of the internal H -bridge. During normal operation, this pin has a drive resistance of $0.4 \Omega$ to either PGND or to REG (LDO output), depending on the direction being selected. The maximum sinking or sourcing current at this pin is current limited to 850 mA typical. When the coast timer starts, the NEG pin immediately enters a high-impedance state. During any forward/reverse transitions, the NEG drive output exhibits a break-before-make interval of approximately $2 \mu \mathrm{~s}$,
eliminating any shoot-through current spikes. Internal clamping diodes on the NEG pin safely dissipate any inductive load current spikes back into PGND or REG nodes.

REG is the LDO regulated output which is connected to the input of the H -bridge. A small $1 \mu \mathrm{~F}$ ceramic bypass capacitor is required in close proximity across the REG pin and the PGND pin. The LDO output voltage setting is stored in the LDOH or LDOV registers depending on the mode selected, haptic or vibrate respectively. The LDO regulator prevents the motor from being overdriven by reducing the amplitude of the voltage applied to the H -bridge and thus the motor.
OSC is the external oscillator logic input pin. The haptic timer clock can be selected from the internal oscillator ( 1 ms time base with $\pm 20 \%$ accuracy) or from an external oscillator if a higher precision is required. The optional external oscillator is connected to the OSC pin. Selection of the external oscillator is done by setting the OSC register EXT_OSC bit (B0) high (1). The external and internal oscillator frequency can be divided from 0 to 128 times via bits B1, B2 \& B3 in the OSC register. When the internal oscillator is used, the OSC pin can be left unconnected. When EXT_OSC bit is high, an internal watchdog monitors the OSC pin signal. In haptic mode, if the OSC pin rising-edge to rising-edge duration is longer than the watchdog timeout ( 8 ms typical) then the haptic sequence is aborted to prevent any motor damage.

SDA is the $\mathrm{I}^{2} \mathrm{C}$ serial data line, open-drain requiring an external pull-up resistor as defined in the $\mathrm{I}^{2} \mathrm{C}$ standard. This is a bidirectional data line allowing data to be written and read from the registers. The voltage levels required for logic high and logic low are 1.4 V and 0.4 V respectively. This allows the interface to be directly connected to low voltage processors.
SCL is the $\mathrm{I}^{2} \mathrm{C}$ serial clock input. The voltage levels required for logic high and logic low are 1.4 V and 0.4 V respectively. This allows the interface to be directly connected to low voltage processors.
$\overline{\text { RST }}$ is the reset active low input logic pin. When the pin is driven low, it resets all the internal registers to their default values and shuts down the device. Once the $\overline{\mathrm{RST}}$ input returns to a logic high, the device is enabled again. The voltage levels required for logic high and logic low are 1.4 V and 0.4 V respectively.
Since the device has no power-on reset logic, it is recommended that after power-up, the $\overline{\mathrm{RST}}$ is set low for a short time in order to reset all the registers.
GND is the ground reference for the input logic pins. The pin must be connected to the ground plane on the PCB.
PGND is the ground reference for the H -bridge switches. This pin carries the return current flowing through the H -bridge via the POS and NEG pins and must be connected to the ground plane.

Table 7. MODE SELECTION TRUTH TABLE
\(\left.$$
\begin{array}{|c|c|c|c|c|c|c|}\hline \begin{array}{c}\text { RST } \\
\text { (Pin) }\end{array} & \begin{array}{c}\text { CHIP_EN } \\
\text { (Reg) }\end{array} & \begin{array}{c}\text { VIB_EN } \\
\text { (Reg or } \\
\text { Pin) }\end{array} & \begin{array}{c}\text { H_TRIG } \\
\text { (Reg or } \\
\text { Pin) }\end{array} & \begin{array}{c}\text { H_REPT } \\
\text { (Reg) }\end{array}
$$ \& \begin{array}{c}REG PIN <br>

SETTING\end{array} \& Operation Mode\end{array}\right]\)| O |
| :---: |
| 0 |
| 1 |

NOTE: $\mathrm{X}=$ DON'T CARE (Can be Logic High or Logic Low)


Figure 14. Simplified Block Diagram

## BASIC OPERATION

The CAT3211 contains six 8-bit registers controlled via the $\mathrm{I}^{2} \mathrm{C}$ interface. On power-up, these registers are set to their default values and can be modified to store the haptic pulse timing durations, the oscillator configuration settings, and the H -bridge regulator voltage levels in both haptic or vibrate modes.

The internal haptic sequence generator is triggered on the rising edge of H_TRIG. This allows direct connection from a touch screen controller bypassing the CPU and improving latency time from key-press to mechanical user feedback. During the haptic mode, the voltage supply to the H-Bridge can be programmed from 2.0 V to 5.0 V or shorted to VIN via the LDOH register. This allows the motor to be safely overdriven for short durations, greatly increasing the user experience.

The device can be configured to drive the motor for a standard incoming call by driving VIB_EN high. This mode can driven safely for extended times since the LDO regulated voltage to rotary motor can be programmed at safe voltage levels via LDOV register.

The device can be fully shut down via the $\mathrm{I}^{2} \mathrm{C}$ interface to prevent external systems from triggering or enabling any modes by writing a zero into the CONFIG register CHIP_EN bit (B0).

## Haptic Mode Timers

The internal oscillator for the haptic mode timers are selected by writing a zero into the OSC register EXT_OSC bit. Writing a one into the EXT_OSC bit allows an external oscillator to be used via OSC pin. The internal and external clock can be further divided from 1 time to 128 times by
setting OSC_DIV_2, OSC_DIV_4 and OSC_DIV16 accordingly.

The haptic pulse timers are configured via the HAPTIC_A and HAPTIC_B registers. Forward, Coast and Reverse timers can be configured from 0 to 30 clock cycles in 2 cycle increments. The Recovery timer can be configured from 0 to 60 clock cycles in 4 cycle increments. In order to prevent the motor from being overdriven in haptic mode for extended times, it is not possible to start a new haptic pulse unless the recovery time has elapsed.

## Protection

The device includes over-current protection on all H -bridge switches to protect the POS and NEG pins from damage and stops the VIN supply from dipping due to excessive currents during fault conditions.

The device is designed to handle the inductive currents in the rotor windings during direction transitions or power off conditions without affecting operation of the device. A $1 \mu \mathrm{~F}$ capacitor is required between REG and PGND to absorb these current spikes.

In case the die temperature exceeds the thermal shutdown temperature ( $\mathrm{T}_{\mathrm{SD}}$ ) of $140^{\circ} \mathrm{C}$ typical, the CONFIG register TEMP_L bit (B3) is set to one automatically and permanently (latched) until $\overline{\text { RST }}$ goes low. This information can be retrieved by the system by reading the CONFIG register at a later time. The TEMP_L bit is read-only.
Thermal shutdown and under-voltage lockout disable the device if abnormal conditions are detected and dynamically enable once the abnormal condition is removed.

Table 8. REGISTER MAP

| ADD NAME | ADDR | DEFAULT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONFIG | 00h | 01h | X | X | X | H_REPT | TEMP_L | VIB_EN | H_TRIG | CHIP_EN |
| OSC | 01h | 00h | X | X | X | X | OSC_DIV_16 | OSC_DIV_4 | OSC_DIV_2 | EXT_OSC |
| HAPTIC_A | 02h | OAh | COAST_TIMER[3:0] |  |  |  | FORWARD_TIMER[3:0] |  |  |  |
| HAPTIC_B | 03h | 85h | RECOVERY_TIMER[3:0] |  |  |  | REVERSE_TIMER[3:0] |  |  |  |
| LDOH | 04h | 00h | X | X | X | V_LDO_HAPTIC[4:0] |  |  |  |  |
| LDOV | 05h | 1Ah | X | X | X | V_LDO_VIBRATOR[4:0] |  |  |  |  |

The default register setting after the device power-up is the following.

- Register bit CHIP_EN high in standby mode. OSC is internally set for a clock cycle of 1 ms duration.
- Haptic mode default: Forward time $=20 \mathrm{~ms}$, Coast time $=0 \mathrm{~ms}$, Reverse time $=10 \mathrm{~ms}$, Recovery time $=32 \mathrm{~ms}$.
- Haptic mode default: LDO output set to VIN. Vibrate mode default LDO output set to 2.5 V .

Table 9. CONFIG \& OSC REGISTER BIT MAP

| BIT |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SETTING | CHIP_EN | H_TRIG | VIB_EN | TEMP_L | H_REPT | EXT_OSC | OSC_DIV_2 | OSC_DIV_4 | OSC_DIV_16 |
| 0 | Device <br> Standby | Disabled <br> (Logic OR <br> with pin <br> H_TRIG) | Disabled <br> (Logic OR <br> with pin <br> VIB_EN) | Temp OK | Disabled | Internal <br> Oscillator <br> Selected | OSC Div 2 <br> OFF | OSC Div 4 <br> OFF | OSC Div 16 <br> OFF |
| 1 | Device <br> Enabled | Haptic On <br> (Rising <br> edge <br> triggered) | Vibrator <br> mode <br> enabled | Over Temp <br> Detected <br> (Latched) | Haptic <br> sequence <br> repeat | External <br> Oscillator <br> Selected | OSC Div 2 <br> ON | OSC Div 4 <br> ON | OSC Div 16 <br> ON |

Table 10. HAPTIC_A \& HAPTIC_B REGISTER TIMER BIT MAP

| HEX[3:0] | BINARY | FORWARD_TIMER | COAST_TIMER | REVERSE_TIMER | RECOVERY_TIMER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | 0 | $0 *$ | 0 | 0 |
| 1 | 0001 | OSC $\times 2$ | OSC $\times 2$ | OSC $\times 2$ | OSC $\times 4$ |
| 2 | 0010 | OSC $\times 4$ | OSC $\times 4$ | OSC $\times 4$ | OSC $\times 8$ |
| 3 | 0011 | OSC $\times 6$ | OSC $\times 6$ | OSC $\times 6$ | OSC $\times 12$ |
| 4 | 0100 | OSC $\times 8$ | OSC $\times 8$ | OSC $\times 8$ | OSC $\times 16$ |
| 5 | 0101 | OSC $\times 10$ | OSC $\times 10$ | OSC $\times 10 *$ | OSC $\times 20$ |
| 6 | 0110 | OSC $\times 12$ | OSC $\times 12$ | OSC $\times 12$ | OSC $\times 24$ |
| 7 | 0111 | OSC $\times 14$ | OSC $\times 14$ | OSC $\times 14$ | OSC $\times 28$ |
| 8 | 1000 | OSC $\times 16$ | OSC $\times 16$ | OSC $\times 16$ | OSC $\times 32 *$ |
| 9 | 1001 | OSC $\times 18$ | OSC $\times 18$ | OSC $\times 18$ | OSC $\times 36$ |
| A | 1010 | OSC $\times 20 *$ | OSC $\times 20$ | OSC $\times 20$ | OSC $\times 40$ |
| B | 1011 | OSC $\times 22$ | OSC $\times 22$ | OSC $\times 22$ | OSC $\times 44$ |
| C | 1100 | OSC $\times 24$ | OSC $\times 24$ | OSC $\times 24$ | OSC $\times 48$ |
| D | 1101 | OSC $\times 26$ | OSC $\times 26$ | OSC $\times 26$ | OSC $\times 52$ |
| E | 1110 | OSC $\times 28$ | OSC $\times 28$ | OSC $\times 28$ | OSC $\times 56$ |
| F | 1111 | OSC $\times 30$ | OSC $\times 30$ | OSC $\times 30$ | OSC $\times 60$ |

[^0]Table 11. LDOH \& LDOV REGISTER VOLTAGE BIT MAP (Note 7)

| HEX[4:0] | BINARY | V_LDO_X | HEX[4:0] | BINARY | V_LDO_X |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 00000 | REG = VIN * | 10 | 10000 | 3.5 |
| 01 | 00001 | 5.0 | 11 | 10001 | 3.4 |
| 02 | 00010 | 4.9 | 12 | 10010 | 3.3 |
| 03 | 00011 | 4.8 | 13 | 10011 | 3.2 |
| 04 | 00100 | 4.7 | 14 | 10100 | 3.1 |
| 05 | 00101 | 4.6 | 15 | 10101 | 3.0 |
| 06 | 00110 | 4.5 | 16 | 10110 | 2.9 |
| 07 | 00111 | 4.4 | 17 | 10111 | 2.8 |
| 08 | 01000 | 4.3 | 18 | 11000 | 2.7 |
| 09 | 01001 | 4.2 | 19 | 11001 | 2.6 |
| OA | 01010 | 4.1 | 1A | 11010 | 2.5 * |
| OB | 01011 | 4.0 | 1B | 11011 | 2.4 |
| OC | 01100 | 3.9 | 1 C | 11100 | 2.3 |
| OD | 01101 | 3.8 | 1D | 11101 | 2.2 |
| OE | 01110 | 3.7 | 1E | 11110 | 2.1 |
| OF | 01111 | 3.6 | 1F | 11111 | 2.0 |

7. V_LDO_X voltage setting or VIN, the lesser of the two. * default values.

## $1^{2} \mathrm{C}$ Interface

A 2-wire serial $\mathrm{I}^{2} \mathrm{C}$-bus interfaces with the motor driver in order to program, read or write, its six registers. The SDA and SCL lines comply with the $\mathrm{I}^{2} \mathrm{C}$ electrical specification and should be terminated with external pull-up resistors. When the bus is not used, both lines are high. The device supports the maximum bus speed of $400 \mathrm{kbit} / \mathrm{s}$. The serial bit sequence is shown below for read and write operations into
the registers. Read and write instructions are initiated by the master controller/CPU and acknowledged by the slave motor driver. The $\mathrm{I}^{2} \mathrm{C}$ address of the driver is internally fixed to the binary value 1100110 . The protocol requires that the start bit and the device address are both repeated. For further details on the $\mathrm{I}^{2} \mathrm{C}$ protocol, please refer to the $\mathrm{I}^{2} \mathrm{C}$-Bus Specification, document number 9398393 40011, from Philips Semiconductors.

Read Register Operation:

| S | Slave address | W | A | Register address | A | S | Slave address | R | A | Data | $\mathrm{A}^{*}$ | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Write Register Operation:

| S | Slave address | W | A | Register address | A | Data | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S: Start condition |  |  |  |  |  |  |  |  |
| $\mathrm{R}: \quad$ Read bit is 1 |  |  |  |  |  |  |  |  |
| $\mathrm{W}: \quad$ Write bit is 0 |  |  |  |  |  |  |  |  |
| A: Acknowledge sent by the slave motor driver (SDA low) |  |  |  |  |  |  |  |  |
| A*: Not Acknowledge sent by the master microcontroller (SDA high) |  |  |  |  |  |  |  |  |
| P: Stop conditio |  |  |  |  |  |  |  |  |
| Slave address: Device address 7 bits (MSB first, slave address is 1100110) |  |  |  |  |  |  |  |  |
| Register address: Device register address 8 bits |  |  |  |  |  |  |  |  |
| Data | Data | ead | w | bits |  |  |  |  |



Figure 15. Write Instruction Sequence


## APPLICATION INFORMATION

## Motor Drive

The CAT3211 can drive an external DC motor also referred to as Eccentric Rotating Mass (ERM) in haptics applications. With the H -bridge configuration, motors can be driven in the forward direction (with VIB_EN pin high) and in forward/reverse direction (H_TRIG edge triggered). Figure 17 shows the H -bridge block diagram and the current path for the forward motor direction. The four integrated diodes across each switch MOSFET allow for commutation of large current of inductive motor load without using external diodes. The driver response time is 40 us typical after H_TRIG or VIB_EN becomes active. A vibration kick can be produced by reversing the motor spin direction to produce a sharp transient and stop the motor quickly. Due to the internal H-bridge low on-resistance, the POS and NEG terminals provide a near rail-to-rail voltage swing (due to small I . R drop) which maximizes the output
drive. When programming the LDO to a lower output voltage (REG), the motor is further protected from being overdriven. The H -bridge internal switch current limit $\mathrm{I}_{\mathrm{SC}}$ prevents the current into the motor from exceeding 850 mA typical. Depending on the motor resistance, the maximum current can be set up to 600 mA minimum.
The motor armature $D C$ resistance $\left(R_{M}\right)$ sets the maximum current according to the formula below:

$$
\mathrm{I}_{\mathrm{L}}=\frac{\left(\mathrm{V}_{\mathrm{POS}}-\mathrm{V}_{\mathrm{NEG}}\right)}{\mathrm{R}_{\mathrm{M}}}
$$

## External Component

The CAT3211 requires a small $1 \mu \mathrm{~F}$ bypass ceramic capacitor connected directly between VIN pin and GND pin, and a $1 \mu \mathrm{~F}$ between REG pin and PGND pin as shown in Figure 17.


Figure 17. H-Bridge Block Diagram

## PACKAGE DIMENSIONS

UQFN12 1.7x2.0, 0.4P
CASE 523AE-01
ISSUE A


DETAIL A
NOTE 5

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION $\operatorname{bAPPLIEST}$ TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
4. MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH 0.03 MAX ON BOTTOM SURFACE OF TERMINALS.
5. DETAILALSHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.


DETAIL B OPTIONAL construction

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.45 | 0.55 |
| A1 | 0.00 | 0.05 |
| A3 | 0.127 |  |
| REF |  |  |
| b | 0.15 |  |
| D | 1.70 |  |
| BSC |  |  |
| E | 2.00 BSC |  |
| e | 0.40 |  |
| BSC |  |  |
| K | 0.20 | ---- |
| L | 0.45 | 0.55 |
| L1 | 0.00 |  |
| L2 | 0.15 |  |



## MOUNTING FOOTPRINT SOLDERMASK DEFINED



ON Semiconductor and (01) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: $303-675-2175$ or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    * Default values

