



RoHS Compliant Product  
A suffix of "-C" specifies halogen free

## DESCRIPTION

The SSE12N65SL is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent R<sub>DS(on)</sub> and gate charge for most of the synchronous buck converter applications.

## FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	9.3	10.6	H	2.54	BCS.
B	14.2	16.5	I	1.8	2.9
C	2.7	BSC.	J	2.6	3.95
D	12.6	14.7	K	0.3	0.6
E	1.0	1.8	L	5.8	7.0
F	0.4	1.0	M	1.2	1.45
G	3.6	4.8			

## ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub>=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V <sub>DS</sub>	650	V
Gate-Source Voltage	V <sub>GS</sub>	±30	V
Continuous Drain Current T <sub>C</sub> =25°C	I <sub>D</sub>	12	A
T <sub>C</sub> =100°C		9	A
Pulsed Drain Current	I <sub>DM</sub>	48	A
Total Power Dissipation T <sub>C</sub> =25°C	P <sub>D</sub>	225	W
Derate above 25°C		1.8	
Single Pulse Avalanche Energy <sup>1</sup>	E <sub>AS</sub>	786	mJ
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient	R <sub>θJA</sub>	62.5	°C / W
Maximum Thermal Resistance Junction-Case	R <sub>θJC</sub>	0.56	°C / W

Notes:

1. L=30mH, I<sub>AS</sub>=6.66A, V<sub>DD</sub>=140V, R<sub>G</sub>=25Ω, Starting T<sub>J</sub>=25°C

**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	650	-	-	V	$V_{GS}=0$ , $I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	2	-	4	V	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS} = \pm 30\text{V}$
Drain-Source Leakage Current	$I_{DS}$	-	-	1	$\mu\text{A}$	$V_{DS}=650\text{V}$ , $V_{GS}=0$
Static Drain-Source On-Resistance	$R_{DS(\text{ON})}$	-	0.64	0.8	$\Omega$	$V_{GS}=10\text{V}$ , $I_D=6\text{A}$
Total Gate Charge <sup>1,2</sup>	$Q_g$	-	24.15	-	nC	$I_D=12\text{A}$ $V_{DS}=520\text{V}$ $V_{GS}=10\text{V}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$	-	7.86	-		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$	-	7.47	-		
Turn-on Delay Time <sup>1,2</sup>	$T_{d(\text{on})}$	-	37.67	-	nS	$V_{DD}=325\text{V}$ $I_D=12\text{A}$ $R_G=25\Omega$
Rise Time <sup>1,2</sup>	$T_r$	-	61.67	-		
Turn-off Delay Time <sup>1,2</sup>	$T_{d(\text{off})}$	-	80.33	-		
Fall Time <sup>1,2</sup>	$T_f$	-	46.67	-		
Input Capacitance	$C_{iss}$	-	1476	-	pF	$V_{GS}=0$ $V_{DS}=25\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	$C_{oss}$	-	152	-		
Reverse Transfer Capacitance	$C_{rss}$	-	4.5	-		
<b>Source-Drain Diode</b>						
Diode Forward Voltage	$V_{SD}$	-	-	1.4	V	$I_S=12\text{A}$ , $V_{GS}=0$
Continuous Source Current	$I_S$	-	-	12	A	Integral Reverse P-N Junction Diode in the MOSFET
Pulsed Source Current	$I_{SM}$	-	-	48	A	
Reverse Recovery Time	$T_{rr}$	-	590.61	-	ns	$I_S=12\text{A}$ , $V_{GS}=0$ , $dI_F/dt=100\text{A}/\mu\text{s}$
Reverse Recovery Charge	$Q_{rr}$	-	5.62	-	$\mu\text{C}$	

Notes:

1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$
2. Essentially independent of operating temperature.

## CHARACTERISTIC CURVES

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



## CHARACTERISTIC CURVES

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9 Max. Safe Operating Area







Figure 10. Maximum Drain Current vs. Case Temperature





## TYPICAL TEST CURVES

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform

