

**PowerMOS transistor
Logic level FET**

BUK555-200A/B

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MAX. | MAX. | UNIT |
|--------------|---|--------------|--------------|----------|
| | BUK555 | -200A | -200B | |
| V_{DS} | Drain-source voltage | 200 | 200 | V |
| I_D | Drain current (DC) | 14 | 13 | A |
| P_{tot} | Total power dissipation | 125 | 125 | W |
| T_j | Junction temperature | 175 | 175 | °C |
| $R_{DS(ON)}$ | Drain-source on-state resistance; $V_{GS} = 5\text{ V}$ | 0.23 | 0.28 | Ω |


PINNING - TO220AB

| PIN | DESCRIPTION |
|-----|-------------|
| 1 | gate |
| 2 | drain |
| 3 | source |
| tab | drain |

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|---------------|------------------------------------|--------------------------------------|------|-----------|------|
| V_{DS} | Drain-source voltage | - | - | 200 | V |
| V_{DGR} | Drain-gate voltage | $R_{GS} = 20\text{ k}\Omega$ | - | 200 | V |
| $\pm V_{GS}$ | Gate-source voltage | - | - | 15 | V |
| $\pm V_{GSM}$ | Non-repetitive gate-source voltage | $t_p \leq 50\ \mu\text{s}$ | - | 20 | V |
| I_D | Drain current (DC) | $T_{mb} = 25\text{ }^\circ\text{C}$ | - | 14 | A |
| I_D | Drain current (DC) | $T_{mb} = 100\text{ }^\circ\text{C}$ | - | 10 | A |
| I_{DM} | Drain current (pulse peak value) | $T_{mb} = 25\text{ }^\circ\text{C}$ | - | 56 | A |
| P_{tot} | Total power dissipation | $T_{mb} = 25\text{ }^\circ\text{C}$ | - | 125 | W |
| T_{stg} | Storage temperature | - | -55 | 175 | °C |
| T_j | Junction Temperature | - | - | 175 | °C |

THERMAL RESISTANCES

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|----------------|--|------------|------|------|------|------|
| $R_{th\ j-mb}$ | Thermal resistance junction to mounting base | | - | - | 1.2 | K/W |
| $R_{th\ j-a}$ | Thermal resistance junction to ambient | | - | 60 | - | K/W |

PowerMOS transistor

Logic level FET

BUK555-200A/B

STATIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------|----------------------------------|---|------|------|------|---------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0\text{ V}; I_D = 0.25\text{ mA}$ | 200 | - | - | V |
| $V_{GS(TO)}$ | Gate threshold voltage | $V_{DS} = V_{GS}; I_D = 1\text{ mA}$ | 1.0 | 1.5 | 2.0 | V |
| I_{DSS} | Zero gate voltage drain current | $V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 25\text{ }^{\circ}\text{C}$ | - | 1 | 10 | μA |
| I_{DSS} | Zero gate voltage drain current | $V_{DS} = 200\text{ V}; V_{GS} = 0\text{ V}; T_J = 125\text{ }^{\circ}\text{C}$ | - | 0.1 | 1.0 | mA |
| I_{GSS} | Gate source leakage current | $V_{DS} = \pm 10\text{ V}; V_{GS} = 0\text{ V}$ | - | 10 | 100 | nA |
| $R_{DS(ON)}$ | Drain-source on-state resistance | $V_{GS} = 5\text{ V}; I_D = 7\text{ A}$ | - | 0.2 | 0.23 | Ω |
| | | BUK555-200A | - | 0.24 | 0.28 | Ω |
| | | BUK555-200B | - | | | |

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|------------|----------------------------|--|------|------|------|------|
| g_{fs} | Forward transconductance | $V_{DS} = 25\text{ V}; I_D = 7\text{ A}$ | 8.0 | 15 | - | S |
| C_{iss} | Input capacitance | $V_{GS} = 0\text{ V}; V_{DS} = 25\text{ V}; f = 1\text{ MHz}$ | - | 1600 | 2000 | pF |
| C_{oss} | Output capacitance | | - | 180 | 250 | pF |
| C_{rss} | Feedback capacitance | | - | 55 | 80 | pF |
| t_{don} | Turn-on delay time | $V_{DD} = 30\text{ V}; I_D = 3\text{ A};$ | - | 25 | 40 | ns |
| t_r | Turn-on rise time | $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega;$ | - | 45 | 75 | ns |
| t_{doff} | Turn-off delay time | $R_{gen} = 50\text{ }\Omega$ | - | 140 | 180 | ns |
| t_f | Turn-off fall time | | - | 40 | 55 | ns |
| L_d | Internal drain inductance | Measured from contact screw on tab to centre of die | - | 3.5 | - | nH |
| L_d | Internal drain inductance | Measured from drain lead 6 mm from package to centre of die | - | 4.5 | - | nH |
| L_s | Internal source inductance | Measured from source lead 6 mm from package to source bond pad | - | 7.5 | - | nH |

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------|----------------------------------|---|------|------|------|---------------|
| I_{DR} | Continuous reverse drain current | - | - | - | 14 | A |
| I_{DRM} | Pulsed reverse drain current | - | - | - | 56 | A |
| V_{SD} | Diode forward voltage | $I_F = 14\text{ A}; V_{GS} = 0\text{ V}$ | - | 1.0 | 1.5 | V |
| t_{rr} | Reverse recovery time | $I_F = 14\text{ A}; -di_F/dt = 100\text{ A}/\mu\text{s};$ | - | 200 | - | ns |
| Q_{rr} | Reverse recovery charge | $V_{GS} = 0\text{ V}; V_R = 30\text{ V}$ | - | 0.25 | - | μC |







AVALANCHE LIMITING VALUE

 $T_{mb} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------|---|--|------|------|------|------|
| W_{DSS} | Drain-source non-repetitive unclamped inductive turn-off energy | $I_D = 14\text{ A}; V_{DD} \leq 100\text{ V};$ $V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$ | - | - | 100 | mJ |

PowerMOS transistor
Logic level FET

BUK555-200A/B



PowerMOS transistor
Logic level FET

BUK555-200A/B




Fig. 7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25 \text{ V}$; parameter T_j




Fig. 10. Gate threshold voltage.
 $V_{GS(T0)} = f(T_j)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$




Fig. 8. Typical transconductance, $T_j = 25 \text{ }^\circ\text{C}$.
 $g_{fs} = f(I_D)$; conditions: $V_{DS} = 25 \text{ V}$




Fig. 11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25 \text{ }^\circ\text{C}$; $V_{DS} = V_{GS}$




Fig. 9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25 \text{ }^\circ\text{C}} = f(T_j)$; $I_D = 7 \text{ A}$; $V_{GS} = 5 \text{ V}$




Fig. 12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$

PowerMOS transistor
Logic level FET

BUK555-200A/B




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 14 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 14 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$