Analog Power AMCC922NE

## **Dual N-Channel Logical Level MOSFET**

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.


•	Low r <sub>DS(on)</sub> provides higher efficiency and
	extends battery life


Low thermal impedance copper leadframe DFN 3x3 saves board space


HALOGEN
FREE

Fast switching speed

• High performance trench technology







<b>ESD</b> Protected
2000V

ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)							
Parameter	Symbol	Maximum	Units				
Drain-Source Voltage	$V_{DS}$	20	V				
Gate-Source Voltage	$V_{GS}$	±8	V				
Continuous Drain Current <sup>a</sup>	$T_A=25^{\circ}C$	I.	8.2	ı			
Continuous Drain Current	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	1D	6.7	Α			
Pulsed Drain Current <sup>b</sup>	$I_{DM}$	±40					
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	1.5	A				
D a	$T_A=25^{\circ}C$	PD	1.5	W			
Power Dissipation <sup>a</sup>	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	L D	1.0	VV			
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C			

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typ	Max				
M · I · · a	t <= 10 sec	$R_{thJA}$	72	83	°C/W		
Maximum Junction-to-Ambient <sup>a</sup>	Steady State		100	120			

1

### Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature


SPECIFICATIONS (T <sub>A</sub> = 25°C UNLESS OTHERWISE NOTED)							
Parameter	Symbol	ool Test Conditions		Тур	Max	Unit	
Static			Min	J I			
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}$ , $I_D = 250 \text{ uA}$	0.4			V	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			±100	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1	uA	
Zero Gate Voltage Brain Carrent	1DSS	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			10	uA	
On-State Drain Current <sup>A</sup>	$I_{D(on)}$	$V_{DS} = 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	30			A	
Drain-Source On-Resistance <sup>A</sup>	r <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_{D} = 2 \text{ A}$			0.015	Ω	
Dian Source on Resistance	<sup>2</sup> DS(on)	$V_{GS} = 2.5 \text{ V}, I_D = 2 \text{ A}$			0.018	22	
Forward Tranconductance <sup>A</sup>	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_{D} = 2 \text{ A}$		25		S	
Diode Forward Voltage <sup>A</sup>	$V_{SD}$	$I_S = 2 A, V_{GS} = 0 V$		0.89		V	
Dynamic <sup>b</sup>							
Total Gate Charge	Qg			13.4			
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 10V, V_{GS} = 4.5V, I_{D} = 2A$		0.9		nC	
Gate-Drain Charge	$Q_{gd}$			2.0		]	
Turn-On Delay Time	t <sub>d(on)</sub>			18			
Rise Time	tr	$V_{DD} = 10V, V_{GS} = 4.5V, I_{D} = 1A$ ,		25		C	
Turn-Off Delay Time	td(off)	$R_{\scriptscriptstyle  ext{GEN}} = 10\Omega$ $t_{ m f}$		50		nS	
Fall-Time	t <sub>f</sub>			25			

#### Notes


- a. Pulse test:  $PW \le 300$ us duty cycle  $\le 2\%$ .
- b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


# Typical Electrical Characteristics (N-Channel)




**Output Characteristics** 




**Transfer Characteristics** 




On-Resistance vs. Drain Current



Capacitance




**Gate Charge** 





On-Resistance vs. Junction Temperature


## Typical Electrical Characteristics (N-Channel)

0.09











Vth Gate to Source Voltage Vs Temperature


Single Pulse Power, Junction-to-Ambient




**Normalized Thermal Transient Junction to Ambient** 

# Package Information







DIM.	MILLIMETERS			INCHES			
DIM.	MIN	NDM	MAX	MIN	NDM	MAX	
Α	0.700	0.80	0.900	0.0276	0.0315	0.0354	
A1	0.00		0.05	0.000		0.002	
ю	0,24	0'30	0,35	0,009	0,012	0,014	
_	0.08	0.152	0.25	0.003	0.006	0.010	
D	ĉ	2.90 BS	С	0.114 BSC			
Ε	ί	2.80 BS	C	0	.110 BS	C	
E1	ĉ	:30 BS	С	0.	.091 BS	C	
6	0.65 BSC			0.	026 BS	SC.	
L	0.20	0.375	0.450	0.008	0.0148	0.0177	
L1	0		0.100	0		0.004	
91	0*	10°	12*	0*	10*	12*	