


# N-Channel Logic Level Power Field-Effect Transistors (L<sup>2</sup> FET)

12 A, 80 V and 100 V  
 $r_{DS(on)}$ : 0.5Ω


**Features:**

- Design optimized for 5 volt gate drive
- Can be driven directly from Q-MOS, N-MOS, TTL Circuits
- Compatible with automotive drive requirements
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- Majority carrier device




**N-CHANNEL ENHANCEMENT MODE**

**TERMINAL DESIGNATIONS**



**JEDEC TO-204AA**



**JEDEC TO-220AB**

The RFM8N18L and RFM8N20L and the RFP8N18L and RFP8N20L are n-channel enhancement-mode silicon-gate power field-effect transistors specifically designed for use with logic level (5 volt) driving sources in applications such as programmable controllers, automotive switching, and solenoid drivers. This performance is accomplished through a special gate oxide design which provides full rated conduction at gate biases in the 3-5 volt range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

The RFM-series types are supplied in the JEDEC TO-204AA steel package and the RFP-series types in the JEDEC TO-220AB plastic package.

The RFM and RFP series were formerly RCA developmental numbers TA9534 and TA9535.

**MAXIMUM RATINGS, Absolute-Maximum Values ( $T_C=25^\circ C$ ):**

	RFM8N18L	RFM8N20L	RFP8N18L	RFP8N20L	
DRAIN-SOURCE VOLTAGE	180	200	180	200	V
DRAIN-GATE VOLTAGE ( $R_{GS}=1 M\Omega$ )	180	200	180	200	V
GATE-SOURCE VOLTAGE			±10	V	
DRAIN CURRENT, RMS Continuous			8	A	
Pulsed			20	A	
POWER DISSIPATION @ $T_C=25^\circ C$	75	75	60	60	W
Derate above $T_C=25^\circ C$	0.6	0.6	0.48	0.48	W/°C
OPERATING AND STORAGE TEMPERATURE			-55 to +150	°C	

# RFM8N18L, RFM8N20L, RFP8N18L, RFP8N20L

**ELECTRICAL CHARACTERISTICS, At Case Temperature ( $T_C$ )=25°C unless otherwise specified.**

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18L RFP8N18L		RFM8N20L RFP8N20L		
			MIN.	MAX.	MIN.	MAX.	
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{ mA}$ $V_{GS}=0$	180	—	200	—	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}$ $I_D=1\text{ mA}$	1	2	1	2	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	1	—	—	$\mu\text{A}$
		$T_C=125^\circ\text{ C}$ $V_{DS}=145\text{ V}$ $V_{GS}=160\text{ V}$	—	50	—	50	
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 10\text{ V}$ $V_{DS}=0$	—	100	—	100	nA
Drain-Source On Voltage	$V_{DS(on)}^*$	$I_D=4\text{ A}$ $V_{GS}=5\text{ V}$	—	2.0	—	2.0	V
		$I_D=8\text{ A}$ $V_{GS}=5\text{ V}$	—	4.6	—	4.6	
Static Drain-Source On Resistance	$r_{DS(on)}^*$	$I_D=4\text{ A}$ $V_{GS}=5\text{ V}$	—	0.5	—	0.5	$\Omega$
Forward Transconductance	$g_{fs}^*$	$V_{DS}=10\text{ V}$ $I_D=4\text{ A}$	3.0	—	3.0	—	mho
Input Capacitance	$C_{iss}$	$V_{DS}=25\text{ V}$	—	900	—	900	pF
Output Capacitance	$C_{oss}$	$V_{GS}=0\text{ V}$ $f=1\text{ MHz}$	—	250	—	250	
Reverse-Transfer Capacitance	$C_{rss}$	$f=1\text{ MHz}$	—	100	—	100	
Turn-On Delay Time	$t_d(on)$	$V_{DD}=50\text{ V}$ $I_D=4\text{ A}$	15(typ)	45	15(typ)	45	ns
Rise Time	$t_r$	$R_{\theta jn}=\infty$	45(typ)	150	45(typ)	150	
Turn-Off Delay Time	$t_d(off)$	$R_{\theta jn}=6.25\ \Omega$ $V_{GS}=5\text{ V}$	100(typ)	135	100(typ)	135	
Fall Time	$t_f$		60(typ)	105	60(typ)	105	
Thermal Resistance Junction-to-Case	$R\theta_{JC}$	RFM8N18L, RFM8N20L	—	1.67	—	1.67	$^\circ\text{C/W}$
		RFP8N18L, RFP8N20L	—	2.083	—	2.083	

\*Pulsed: Pulse duration = 300  $\mu\text{s}$  max., duty cycle = 2%.

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS				UNITS
			RFM8N18L RFP8N18L		RFM8N20L RFP8N20L		
			MIN.	MAX.	MIN.	MAX.	
Diode Forward Voltage	$V_{SD}$	$I_{SD}=4\text{ A}$	—	1.4	—	1.4	V
Reverse Recovery Time	$t_{rr}$	$I_F=4\text{ A}$ $d_{ir}/d_t=100\text{ A}/\mu\text{s}$	250(typ)		250(typ)		ns

\*Pulse Test: Width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$ .

# RFM8N18L, RFM8N20L, RFP8N18L, RFP8N20L




Fig. 1 — Maximum safe operating areas for all types.




Fig. 2 — Power vs. temperature derating curve for all types.




Fig. 3 — Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 — Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 — Typical transfer characteristics for all types.




Fig. 6 - Normalized switching waveforms for constant gate-current drive.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.