

RoHS Compliant Product  
A suffix of "-C" specifies halogen free



## DESCRIPTION

The SSRF02N65SL is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent  $R_{DS(on)}$  and gate charge for most of the synchronous buck converter applications .

## FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

ITO-220



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	14.60	16.50	H	2.70	4.00
B	9.50	10.50	J	0.90	1.50
C	12.60	14.00	K	0.50	0.95
D	4.30	5.10	L	2.34	2.74
E	2.30	3.2	M	2.40	3.60
F	2.30	3.10	N	$\phi$ 3.0	$\phi$ 3.4
G	0.30	0.75			

## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	$V_{DS}$	650	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Continuous Drain Current	$I_D$	$T_C=25^\circ\text{C}$	2
		$T_C=100^\circ\text{C}$	1.3
Pulsed Drain Current	$I_{DM}$	8	A
Total Power Dissipation	$P_D$	$T_C=25^\circ\text{C}$	25
		Derate above $25^\circ\text{C}$	0.2
Single Pulse Avalanche Energy <sup>1</sup>	$E_{AS}$	100	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~150	$^\circ\text{C}$
<b>Thermal Resistance Rating</b>			
Maximum Thermal Resistance Junction-Ambient	$R_{\theta JA}$	120	$^\circ\text{C} / \text{W}$
Maximum Thermal Resistance Junction-Case	$R_{\theta JC}$	5	$^\circ\text{C} / \text{W}$

Notes:

1.  $L=30\text{mH}, I_{AS}=2.37\text{A}, V_{DD}=60\text{V}, R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$

**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	650	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(th)}$	2	-	4	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}= \pm 30\text{V}$
Drain-Source Leakage Current	$I_{DSS}$	-	-	1	$\mu\text{A}$	$V_{DS}=650\text{V}, V_{GS}=0$
Static Drain-Source On-Resistance	$R_{DS(ON)}$	-	4.3	4.8	$\Omega$	$V_{GS}=10\text{V}, I_D=1\text{A}$
Total Gate Charge <sup>1,2</sup>	$Q_g$	-	5.83	-	nC	$I_D=2\text{A}$ $V_{DS}=520\text{V}$ $V_{GS}=10\text{V}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$	-	1.73	-		
Gate-Drain Change <sup>1,2</sup>	$Q_{gd}$	-	2	-		
Turn-on Delay Time <sup>1,2</sup>	$T_{d(on)}$	-	10.67	-	nS	$V_{DD}=325\text{V}$ $I_D=2\text{A}$ $R_G=25\ \Omega$
Rise Time <sup>1,2</sup>	$T_r$	-	20	-		
Turn-off Delay Time <sup>1,2</sup>	$T_{d(off)}$	-	12.4	-		
Fall Time <sup>1,2</sup>	$T_f$	-	18	-		
Input Capacitance	$C_{iss}$	-	261.8	-	pF	$V_{GS}=0$ $V_{DS}=25\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	$C_{oss}$	-	34.3	-		
Reverse Transfer Capacitance	$C_{rss}$	-	1.3	-		
<b>Source-Drain Diode</b>						
Diode Forward Voltage	$V_{SD}$	-	-	1.4	V	$I_S=2\text{A}, V_{GS}=0$
Continuous Source Current	$I_S$	-	-	2	A	Integral Reverse P-N Junction Diode in the MOSFET
Pulsed Source Current	$I_{SM}$	-	-	8	A	
Reverse Recovery Time	$T_{rr}$	-	368.88	-	ns	$I_S=2\text{A}, V_{GS}=0,$ $di_f/dt=100\text{A}/\mu\text{S}$
Reverse Recovery Charge	$Q_{rr}$	-	1.08	-	$\mu\text{C}$	

Notes:

1. Pulse Test: Pulse width  $\leq 300\mu\text{S}$ , Duty cycle  $\leq 2\%$
2. Essentially independent of operating temperature.

**CHARACTERISTIC CURVES**

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



**CHARACTERISTIC CURVES**

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9 Max. Safe Operating Area







Figure 10. Maximum Drain Current vs. Case Temperature





**TYPICAL TEST CURVES**

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform

