



MOTOROLA
Semiconductors

Avenue General Eisenhower - 31023 Toulouse CEDEX - FRANCE

**MC3424, MC3424A
MC3524, MC3524A
MC3324, MC3324A**

Advance Information

POWER SUPPLY SUPERVISORY CIRCUIT/ DUAL-VOLTAGE COMPARATOR

The MC3424 series is a dual-channel supervisory circuit, consisting of two uncommitted input comparators, a reference, output comparators, with high current Drive and Indicator outputs for each channel. The input comparators feature programmable hysteresis, high common-mode rejection, and wide common-mode range, capable of comparing at ground potential with single-supply operation. Separate Delay pins are provided to increase noise immunity by delaying activation of the outputs. A 2.5 V bandgap voltage reference is pinned-out for referencing the input comparators, or other external functions. Independent high current Drive and Indicator outputs for each channel can source and sink up to 300 mA and 30 mA respectively. CMOS/TTL compatible digital inputs provide Remote Activation of each channel's outputs. An Input Enable pin allows control of the input comparators.

Although this device is intended for power supply supervision, the pinned-out reference, uncommitted input comparators, and many other features, enable the MC3424 series to be utilized for a wide range of applications.


- Pinned-Out 2.5 V Reference
- Wide Common-Mode Range
- Programmable Hysteresis
- Programmable Time Delays
- Two 300 mA Drive Outputs
- Remote Activation Capability
- Wide Supply Range: $4.5 \text{ V} \leq V_{CC} \leq 40 \text{ V}$

APPLICATIONS

- Dual Over-Voltage "Crowbar" Protection
- Dual Under-Voltage Supervision
- Over/Under Voltage Protection
- Split-Supply Supervision
- Line-Loss Sensing
- Proportional Controller
- Programmable Frequency Switch
- Battery Charger


TYPICAL APPLICATION

Over-Voltage Crowbar Protection, Under-Voltage Indication




POWER SUPPLY SUPERVISORY CIRCUIT/DUAL VOLTAGE COMPARATOR

SILICON MONOLITHIC
INTEGRATED CIRCUIT



P SUFFIX
PLASTIC PACKAGE
CASE 648

L SUFFIX
CERAMIC PACKAGE
CASE 620



PIN CONNECTIONS

V _{ref}	1	IE	16
Enable		C2+	15
Select1/C1+	2	C2-	14
C1-	3	DLY2	13
DLY1	4	RA2	12
RA1	5	IND2	11
IND1	6	DRV2	10
Gnd	7	V _{CC}	9
DRV1	8		

(Top View)

ORDERING INFORMATION

Device	Temperature Range	Package
MC3524L, AL	-55 to +125°C	Ceramic DIP
MC3324L, AL	-40 to +85°C	Ceramic DIP
MC3324P, AP		Plastic DIP
MC3424L, AL	0 to +70°C	Ceramic DIP
MC3424P, AP		Plastic DIP

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	40	Vdc
Comparator Input Differential Voltage Range	V_{IDR}	± 40	Vdc
Comparator Input Voltage Range	V_{IR}	-0.3 to +40	Vdc
Input Enable Voltage Range	V_{IE}	-0.3 to +40	Vdc
Remote Activation Input Voltage Range	V_{RA}	-0.3 to +40	Vdc
Drive Output Short-Circuit Current	$I_{OS(DRV)}$	Internally Limited	mA
Indicator Output Voltage	V_{IND}	0 to 40	Vdc
Indicator Output Sink Current	I_{IND}	30	mA
Reference Short-Circuit Current	$I_{OS(\text{ref})}$	Internally Limited	mA
Power Dissipation and Thermal Characteristics			
Ceramic Package			
Maximum Power Dissipation @ $T_A = 95^\circ\text{C}$	P_D	1000	mW
Thermal Resistance Junction to Air	$R_{\theta JA}$	80	$^\circ\text{C}/\text{W}$
Plastic Package			
Maximum Power Dissipation @ $T_A = 70^\circ\text{C}$	P_D	1000	mW
Thermal Resistance Junction to Air	$R_{\theta JA}$	80	$^\circ\text{C}/\text{W}$
Operating Junction Temperature	T_J		$^\circ\text{C}$
Ceramic Package		+175	
Plastic Package		+150	
Operating Ambient Temperature Range	T_A		$^\circ\text{C}$
MC3524, MC3524A		-55 to +125	
MC3324, MC3324A		-40 to +85	
MC3424, MC3424A		0 to +70	
Storage Temperature Range	T_{stg}		$^\circ\text{C}$
Ceramic Package		-65 to +175	
Plastic Package		-55 to +150	

ELECTRICAL CHARACTERISTICS (4.5 V $\leq V_{CC} \leq 40$ V; $T_A = T_{low}$ to T_{high} [see Note 1] unless otherwise specified.)

Characteristic	Symbol	MC3524A/3424A/3324A			MC3524/3424/3324			Unit
		Min	Typ	Max	Min	Typ	Max	

REFERENCE SECTION

Reference Output Voltage $V_{CC} = 15$ V; $I_L = 0$ mA $T_A = 25^\circ\text{C}$ T_{low} to T_{high} (Note 1)	V_{ref}	2.475 2.45	2.5 2.5	2.525 2.55	2.4 2.33	2.5 2.5	2.6 2.63	Vdc
Line Regulation $4.5 \text{ V} \leq V_{CC} \leq 40 \text{ V}; I_L = 0 \text{ mA}; T_J = 25^\circ\text{C}$	Reg_{line}	—	7.0	15	—	7.0	15	mV
Load Regulation $0 \text{ mA} \leq I_L \leq 10 \text{ mA}; V_{CC} = 15 \text{ V}; T_J = 25^\circ\text{C}$	Reg_{load}	—	4.0	12	—	4.0	12	mV
Output Short-Circuit Current ($T_A = 25^\circ\text{C}$)	$I_{OS(\text{ref})}$	—	23	—	—	23	—	mA
Power Supply Voltage Operating Range	V_{CC}	4.5	—	40	4.5	—	40	Vdc
Power Supply Current $V_{CC} = 40$ V; $T_A = 25^\circ\text{C}$; No Output Loads: $V_{C1} = V_{C2} = V_{CC}$ $V_{C1} = V_{C2} = 0$ V $V_{C1+}, V_{C2+} = V_{CC}$ $V_{C1-}, V_{C2-} = 0$ V	$I_{CC(\text{off})}$ $I_{CC(\text{on})}$	—	12 27	15 32	—	12 27	15 32	mA

NOTES:

(1) $T_{low} = -55^\circ\text{C}$ for MC3524, MC3524A
= -40°C for MC3324, MC3324A
= 0°C for MC3424, MC3424A

$T_{high} = +125^\circ\text{C}$ for MC3524, MC3524A
= $+85^\circ\text{C}$ for MC3324, MC3324A
= $+70^\circ\text{C}$ for MC3424, MC3424A

(2) The input common-mode voltage or input signal voltage should not be allowed to go negative by more than 300 mV. The upper functional limit of the common-mode voltage range is typically $V_{CC} = 1.4$ volts; but either or both inputs can go to 40 volts, independent of V_{CC} , without device destruction.

(3) The $V_{th(ES1)}$ limits are approximately 0.9 times the V_{ref} limits over the applicable temperature range.

(4) The $V_{th(OC)}$ limits are approximately the V_{ref} limits over the applicable temperature range.



MOTOROLA Semiconductor Products Inc.

ELECTRICAL CHARACTERISTICS

 (4.5 V $\leq V_{CC} \leq 40$ V; $T_A = T_{low}$ to T_{high} [see Note 1] unless otherwise specified.)

Characteristic	Symbol	MC3524A/3424A/3324A			MC3524/3424/3324			Unit
		Min	Typ	Max	Min	Typ	Max	
INPUT SECTION								
Input Offset Voltage $T_A = 25^\circ C$ T_{low} to T_{high} (Note 1)	V_{IO}	—	± 3.0	± 8.0	—	± 5.0	± 10	mV
Input Offset Current $T_A = 25^\circ C$ T_{low} to T_{high} (Note 1)	I_{IO}	—	± 3.0	± 25	—	± 3.0	± 25	nA
Input Bias Current $T_A = 25^\circ C$ T_{low} to T_{high} (Note 1)	I_{IB}	—	50	250	—	50	250	nA
Comparator Input Functional Common Mode Range ($T_A = 25^\circ C$, Note 2)	V_{ICR}	-0.1	$V_{CC}-1.4$	—	-0.1	$V_{CC}-1.4$	—	V
Hysteresis Activation Voltage $V_{CC} = 15$ V; $V_{C1+}, V_{C2+} = V_{CC}$; $T_A = 25^\circ C$ $I_H = 10\%$ $I_H = 90\%$	$V_H(\text{act})$	—	1.2	—	—	1.2	—	V
—	—	—	1.4	—	—	1.4	—	—
Hysteresis Current $V_{CC} = 15$ V; $V_{C1-}, V_{C2-} = 2.5$ V; $V_{C1+}, V_{C2+} = V_{CC}$; $T_A = 25^\circ C$	I_H	10	12.5	15	9.0	12.5	16	μA
Common Mode Rejection Ratio	CMRR	60	72	—	60	72	—	dB
Power Supply Rejection Ratio	PSRR	—	95	—	—	95	—	dB
Input Enable Threshold (Pin 16; Note 3)	$V_{th}(IE)$	0.9	1.4	1.9	0.9	1.4	1.9	V
Input Enable Current (Pin 16) $V_{IL(IE)} = 0$ V $V_{IH(IE)} = 40$ V	$I_{IL(IE)}$ $I_{IH(IE)}$	—	-0.5	-2.5	—	-0.5	-2.5	μA
Enable Select 1 Threshold Voltage (Pin 2)	$V_{th}(ES1)$	2.2	2.25	2.3	2.1	2.25	2.4	V
Delay Pin Voltage ($I_{DLY} = 0$ mA) Low State High State	$V_{OL(DLY)}$ $V_{OH(DLY)}$	—	0.2	0.5	—	0.2	0.5	V
Delay Pin Source Current $V_{CC} = 15$ V; $V_{DLY1}, V_{DLY2} = 0$ V	$I_{DLY}(\text{source})$	1.50	200	250	140	200	260	μA
Delay Pin Sink Current $V_{CC} = 15$ V; $V_{DLY1}, V_{DLY2} = 2.5$ V	$I_{DLY}(\text{sink})$	1.8	3.0	—	1.8	3.0	—	μA
OUTPUT SECTION								
Drive Output Peak Current ($T_A = 25^\circ C$)	$I_{DRV}(\text{peak})$	200	300	—	200	300	—	mA
Drive Output V ($I_{DRV} = 100$ mA; $T_A = 25^\circ C$)	$V_{OH(DRV)}$	$V_{CC}-2.5$	$V_{CC}-2.0$	—	$V_{CC}-2.5$	$V_{CC}-2.0$	—	V
Drive Output Leakage Current ($V_{DRV} = 0$ V)	$I_{DRV}(\text{leak})$	—	15	200	—	15	200	nA
Drive Output Current Slew Rate ($T_A = 25^\circ C$)	di/dt	—	-2.0	—	—	2.0	—	A/ μs
Drive Output Transient Rejection ($T_A = 25^\circ C$) $V_{CC} = 0$ V to 15 V at $dV/dt = 200$ V/ μs ; $V_{C1-}, V_{C2-} = V_{ref}$; $V_{C1+}, V_{C2+} = 0$ V	$I_{DRV}(\text{trans})$	—	1.0	—	—	1.0	—	mA (Peak)
Indicator Output Saturation Voltage $I_{IND} = 30$ mA; $T_A = 25^\circ C$	$V_{IND}(\text{sat})$	—	560	800	—	560	800	mV
Indicator Output Leakage Current $V_{OH(IND)} = 40$ V	$I_{IND}(\text{leak})$	—	25	200	—	25	200	nA
Output Comparator Threshold V (Note 4)	$V_{th}(OC)$	2.45	2.5	2.55	2.33	2.5	2.63	V
Remote Activation Threshold Voltage	$V_{th}(RA)$	1.3	1.4	1.5	1.1	1.4	1.7	V
Remote Activation Current: $V_{IL(RA)} = 0$ V $V_{IH(RA)} = 40$ V	$I_{IL(RA)}$ $I_{IH(RA)}$	—	-100	-250	—	-100	-250	μA
Propagation Delay ($V_{CC} = 15$ V; $T_A = 25^\circ C$) Input to Drive Output 100 mV Overdrive, $C_{DLY} = 0$ μF	$t_{PLH}(\text{IN/DRV})$	—	1.0	—	—	1.0	—	μs
Remote Activation to Drive Output 1.4 V Overdrive (2.5 V to 0 V Step)	$t_{PLH}(\text{RA/DRV})$	—	600	—	—	600	—	ns


MOTOROLA Semiconductor Products Inc.

FIGURE 1 — HYSTERESIS CURRENT versus HYSTERESIS ACTIVATION VOLTAGE




FIGURE 3 — HYSTERESIS CURRENT versus TEMPERATURE




FIGURE 5 — REFERENCE VOLTAGE CHANGE versus TEMPERATURE




FIGURE 2 — HYSTERESIS ACTIVATION VOLTAGE versus TEMPERATURE




FIGURE 4 — REFERENCE VOLTAGE CHANGE versus OUTPUT CURRENT






FIGURE 6 — REFERENCE SHORT-CIRCUIT CURRENT versus TEMPERATURE




MOTOROLA Semiconductor Products Inc.

LOGIC OUTPUTS AND SILENT-STATE INPUTS
INPUT SENSITIVITY


**FIGURE 7 — OUTPUT DELAY TIME versus
DELAY CAPACITANCE**



**FIGURE 9 — DRIVE OUTPUT SATURATION VOLTAGE
versus OUTPUT PEAK CURRENT**




**FIGURE 11 — DRIVE OUTPUT SATURATION VOLTAGE
versus TEMPERATURE**




LOGIC INPUTS AND SILENT-STATE OUTPUTS
DETAILED VOLTAGE LEVELS

**FIGURE 8 — DELAY PIN SOURCE CURRENT
versus TEMPERATURE**



**FIGURE 10 — INDICATOR OUTPUT SATURATION
VOLTAGE versus OUTPUT SINK CURRENT**



**FIGURE 12 — POWER SUPPLY CURRENT
versus VOLTAGE**




















FIGURE 13 — THE COMPLETE VOLTAGE SENSE CAPABILITY OF THE INPUT COMPARATORS, WITH OR WITHOUT PROGRAMMABLE Hysteresis.

VOLTAGE SENSE (Vs)				
OVER		UNDER		
WITH HYSTERESIS	WITHOUT HYSTERESIS	WITH HYSTERESIS	WITHOUT HYSTERESIS	WITHOUT HYSTERESIS
$V_s > V_{ref}$				
$V_s \leq V_{ref}$ $V_s \geq 2\phi^*$				
$V_s < 2\phi^*$ $V_s \geq 0\text{ V}$				
$V_s < 0\text{ V}$				

* $2\phi = 1.1$ Volts at $T_J = 25^\circ\text{C}$



MOTOROLA Semiconductor Products Inc.

CIRCUIT DESCRIPTION

NOTE: Please fold out the back page (page 16) of this data sheet as a reference while reading the remainder of this document. The Block Diagram will serve as an aid in studying the input configurations on the previous page, the Circuit Description, and the Applications Information on the following pages.

The MC3424 series is a high-current output, dual channel power supply supervisory circuit. Basic circuit configuration is shown in Figure 29. Each channel features a true differential input comparator with a common-mode range from ground potential to $V_{CC} - 1.4$ volts, with single supply operation. The inverting inputs of each input comparator ($C1^-$, $C2^-$) have a feedback activated $12.5 \mu A$ current sink for programming input comparator hysteresis. Source resistance of the inverting inputs determines the amount of hysteresis for each input comparator. The hysteresis feature can be defeated by reducing the inverting input voltage of the respective input comparator to less than two diode drops ($2 \phi \approx 1.1$ volts) above Gnd (See Hysteresis Activation Voltage specification). A complete matrix of various input comparator conditions is shown in Figure 13 on page 6.

The digital Input Enable (IE) pin provides full enable/disable control of one or both of the input comparators. Input Comparator 1 enable control is allowed if the Enable Select1/Non-Inverting Input (pin 2) is less than 90% of the internal 2.5 volts reference ($0.9 V_{ref} \approx 2.25$ V). If the Input Enable Select1/Non-Inverting Input (pin 2) is greater than $0.9 V_{ref}$, Comparator 1 is not affected by the logic state of the Input Enable pin and always remains enabled.

The voltage threshold of the Input Enable pin is TTL-compatible. A logic level "1" permits normal operation of input comparators, as stated above. A logic "0" forces the respective Delay pin (DLY1, DLY2) to a low state, independent of the input comparator's state.

The selective enabling feature of Input Comparator 1 is directly applicable when the MC3424 series is used as an over- and under-voltage supervisory circuit, where channel 2 (Input Comparator 2) is monitoring under-voltage conditions, and channel 1 is utilized for over-voltage protection. The ability to keep channel 1 (Input Comparator 1) active, while disabling channel 2, provides immediate over-voltage protection during power supply turn-on, while the under-voltage channel (2) can be disabled during the power supply turn-on rise time to the regulated level preventing false indication of an under-voltage condition. If it is desired to monitor two independent voltages for an under-voltage condition, both channels can be selectively disabled until the slowest supply reaches its regulated voltage.

Separate Delay pins (DLY1, DLY2) are provided for each channel to independently delay the Drive and Indicator Outputs, thus providing greater input noise immunity. The two Delay pins are essentially the outputs of the respective input comparators, and provide a constant current source of typically $200 \mu A$ when the non-inverting input voltage is greater than the inverting input level ($V_{C1+} > V_{C1-}$; $V_{C2+} > V_{C2-}$).

A capacitor (CDLY) tied to these Delay pins will establish a predictable delay time (t_{DLY}) of the Drive and Indicator outputs for the respective channel. The Delay pins are internally tied to the non-inverting input of Output Comparators 1 and 2, which are referenced to 2.5 volts. Therefore, delay time (t_{DLY}) is based on the constant current IDLY(source) charging the external delay capacitor (CDLY) to 2.5 volts or:

$$t_{DLY} = \frac{V_{ref} CDLY}{IDLY(\text{source})} = \frac{2.5 CDLY}{200 \mu A} = 12500 CDLY$$

Figure 7 provides CDLY values for a wide range of time delays.

The Delay pins are pulled low when the respective input comparator's non-inverting input is less than the inverting input ($V_{C1+} < V_{C1-}$; $V_{C2+} < V_{C2-}$), or when the Input Enable pin is at a low logic level. The sink current (≥ 1.8 mA) capability of the Delay pins is much greater than the typical $200 \mu A$ source current, thus enabling a relatively fast delay capacitor discharge time.

Each independent channel of the MC3424 series has a Drive (DRV) and Indicator output (IND) which respectively source and sink current simultaneously. The Drive outputs are current-limited emitter-followers capable of sourcing 300 mA at a turn-on slew rate of $2.0A/\mu S$, ideal for driving "Crowbar" SCR's. The Indicator outputs are open-collector, NPN transistors, capable of sinking 30 mA to provide sufficient drive for LED's, small relays or regular shut-down circuitry. These current capabilities apply to both channels operating simultaneously, providing device power dissipation limits are not exceeded.

Separate TTL-compatible Remote Activation inputs (RA1, RA2) for each channel will activate the Drive and Indicator outputs of the respective channel, independent of the input comparator state, when a low logic level is applied. The active low for remote activation permits latching of the respective outputs by connecting the Indicator output, via a ≤ 5.0 K resistor to the Remote Activation input of the same channel, as shown in Figure 17. Latching will now occur by either of the Remote Activation inputs with a short duration low logic level, or by the input comparators. Unlatching of each channel is accomplished with a short duration, high logic level at the Remote Activation pin.

The MC3424 series has an internal 2.5 V bandgap reference capable of sourcing up to 10 mA of load current for external bias circuits. This reference has an accuracy of $\pm 4.0\%$ for the basic devices and $\pm 1.0\%$ for the A-suffix device types at $25^\circ C$. The reference has a typical temperature coefficient of $30 \text{ ppm}/^\circ C$ for A-suffix devices.



MOTOROLA Semiconductor Products Inc.

CROWBAR SCR CONSIDERATIONS

Referring to Figure 14, it can be seen that the crowbar SCR, when activated, is subject to a large current surge from the output capacitance, C_{out} . This capacitance consists of the power supply output capacitors, the load's decoupling capacitors, and in the case of Figure 14A, the supply's input filter capacitors. This surge current is illustrated in Figure 15, and can cause SCR failure or degradation by any one of three mechanisms: di/dt , absolute peak surge, or I^2t . The interrelationship of these failure methods and the breadth of the applications make specification of the SCR by the semiconductor manufacturer difficult and expensive. Therefore, the designer must empirically determine the SCR and circuit elements which result in reliable and effective OVP operation. However, an understanding of the factors which influence the SCR's di/dt and surge capabilities simplifies this task.

1. di/dt


As the gate region of the SCR is driven on, its area of conduction takes a finite amount of time to grow, starting as a very small region and gradually spreading.

Since the anode current flows through this turned-on gate region, very high current densities can occur in the gate region if high anode currents appear quickly (di/dt). This can result in immediate destruction of the SCR or gradual degradation of its forward blocking voltage capabilities — depending on the severity of the occasion.


The value of di/dt that an SCR can safely handle is influenced by its construction and the characteristics of the gate drive signal. A center-gate-fire SCR has more di/dt capability than a corner-gate-fire type, and heavily overdriving (3 to 5 times IGT) the SCR gate with a fast $<1.0\ \mu s$ rise time signal will maximize its di/dt capability. A typical maximum number in phase control SCRs of less than 50 A(RMS) rating might be $200\ A/\mu s$, assuming a gate current of five times IGT and $<1.0\ \mu s$ rise time. If having done this, a di/dt problem is seen to still exist, the designer can also decrease the di/dt of the current waveform by adding inductance in series with the SCR, as shown in Figure 16. Of course, this reduces the circuit's ability to rapidly reduce the dc bus voltage and a tradeoff must be made between speedy voltage reduction and di/dt .

FIGURE 14 — TYPICAL CROWBAR CIRCUIT CONFIGURATIONS

14A — SCR ACROSS INPUT OF REGULATOR



14B — SCR ACROSS OUTPUT OF REGULATOR




*Needed if supply not current limited



MOTOROLA Semiconductor Products Inc.

the current to clear the protection device. This is the peak current rating of the protection device.


FIGURE 15 — CROWBAR SCR SURGE CURRENT WAVEFORM



2. Surge Current

If the peak current and/or the duration of the surge is excessive, immediate destruction due to device overheating will result. The surge capability of the SCR is directly proportional to its die area. If the surge current cannot be reduced (by adding series resistance — see Figure 16) to a safe level which is consistent with the system's requirements for speedy bus voltage reduction, the designer must use a higher current SCR. This may result in the average current capability of the SCR exceeding the steady state current requirements imposed by the dc power supply.

FIGURE 16 — CIRCUIT ELEMENTS AFFECTING SCR SURGE & di/dt



CROWBAR SCR & FUSE RATING

When selecting a crowbar SCR, it is important to determine the maximum continuous current rating required. This is determined by the load current plus the current required to clear the fuse.

A WORD ABOUT FUSING

Before leaving the subject of the crowbar SCR, a few words about fuse protection are in order. Referring back to Figure 14A, it will be seen that a fuse is necessary if the power supply to be protected is not output current limited. This fuse is not meant to prevent SCR failure but rather to prevent a fire!

In order to protect the SCR, the fuse would have to possess an I^2t rating less than that of the SCR and yet have a high enough continuous current rating to survive normal supply output currents. In addition, it must be capable of successfully clearing the high short circuit currents from the supply. Such a fuse as this is quite expensive, and may not even be available.

The usual design compromise then is to use a garden variety fuse (3AG or 3AB style) which cannot be relied on to blow before the thyristor does, and trust that if the SCR does fail, it will fail short circuit. In the majority of the designs, this will be the case, though this is difficult to guarantee. Of course, a sufficiently high surge will cause an open. These comments also apply to the fuse in Figure 14B.

CROWBAR SCR SELECTION GUIDE

As an aid in selecting an SCR for crowbar use, the following selection guide is presented.

DEVICE	I _{RMS}	I _{FSM}	PACKAGE
MCR67 Series	12 A	100 A	Metal Stud
MCR68 Series	12 A	100 A	TO-220 Plastic
2N1842 Series	16 A	125 A	Metal Stud
2N6400 Series	16 A	160 A	TO-220 Plastic
2N6504 Series	25 A	160 A	TO-220 Plastic
2N681 Series	25 A	200 A	Metal Stud
2N2573 Series	25 A	260 A	TO-3 Metal Can
MCR69 Series	25 A	300 A	TO-220 Plastic
MCR70 Series	35 A	350 A	Metal Stud
MCR71 Series	55 A	550 A	Metal Stud

For a complete and detailed treatment of SCR and fuse selection refer to Motorola Application Note AN-789.



MOTOROLA Semiconductor Products Inc.

APPLICATIONS INFORMATION

FIGURE 17 – OVERVOLTAGE PROTECTION OF SPLIT SUPPLIES WITH DELAY AND LATCHED-FAULT INDICATION.





FIGURE 18 – OVERVOLTAGE PROTECTION OF 5.0 V SUPPLY WITH LINE LOSS DETECTOR



MOTOROLA Semiconductor Products Inc.

FIGURE 19 — LATCHING OVERVOLTAGE SENSING CIRCUIT





FIGURE 20 — ADJUSTABLE D.C. PICK-UP/DROP-OUT RELAY CIRCUIT



MOTOROLA Semiconductor Products Inc.

FIGURE 21 — 9.0 V BATTERY CHARGER with ZERO SENSE LOAD CURRENT





FIGURE 22 — PROPORTIONAL CONTROL CIRCUIT



MOTOROLA Semiconductor Products Inc.

MC3424-A MC3524-A MC3324-A ALTERNATING TWO TONE GENERATOR CIRCUITS

FIGURE 23—ALTERNATING TWO TONE GENERATOR
(EUROPEAN SIREN)





FIGURE 24—TONE BURST GENERATOR



This information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein. No license is conveyed under patent rights in any form. When this document contains information on a new product, specifications herein are subject to change without notice.



MOTOROLA Semiconductor Products Inc.

FIGURE 25 — PHOTOFINIS CONVENTER





FIGURE 26 — PROGRAMMABLE FREQUENCY SWITCH



MOTOROLA Semiconductor Products Inc.






FIGURE 28 — REFERENCE TEMPERATURE COEFFICIENT MODIFICATIONS




MOTOROLA Semiconductor Products Inc.

FIGURE 29 — MC3524/3424/3324 BLOCK DIAGRAM




Note: All voltages and currents are nominal.



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	19.05	19.81	0.750	0.780
B	6.22	6.98	0.245	0.275
C	4.06	5.08	0.160	0.200
D	0.38	0.51	0.015	0.020
E	1.40	1.65	0.055	0.065
G	2.54 BSC	—	0.100 BSC	—
H	0.51	—	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	7.37	7.87	0.290	0.310
M	—	15°	—	15°
N	0.51	1.02	0.020	0.040

- NOTES:
- 1 LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION
 - 2 PKG. INDEX: NOTCH IN LEAD NOTCH IN CERAMIC OR INK DOT
 - 3 DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.80	21.34	0.740	0.840
B	5.10	6.60	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC	—	0.100 BSC	—
H	0.38	2.41	0.015	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.82 BSC	—	0.300 BSC	—
M	0°	10°	0°	10°
N	0.51	1.02	0.020	0.040

- NOTES:
- 1 LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
 - 2 DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
 - 3 DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
 - 4 "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 8, 9, and 16.
 - 5 ROUNDED CORNERS OPTIONAL.



MOTOROLA Semiconductor Products Inc.

Avenue Général-Eisenhower - 31023 Toulouse CEDEX - FRANCE

Printed in Switzerland




MOTOROLA
Semiconductor Products Inc.

ADDENDUM TO:
MC3424, MC3424A
MC3524, MC3524A
MC3324, MC3324A
DATA SHEET

As indicated in the Note on page 7, the diagram appearing on page 16 of the data sheet, and reprinted below, was intended as a fold-out sheet to simplify consultation of the diagram while reading the text. Inadvertently, page 16 was printed as a standard page rather than a fold-out. Accordingly, this diagram is being supplied separately for easy correlation with the text.

FIGURE 29 — MC3524/3424/3324 BLOCK DIAGRAM



Note: All voltages and currents are nominal.