Am27S184/185/PS185

8,192-Bit (2048 x 4) Bipolar PROM

DISTINCTIVE CHARACTERISTICS

- Ultra-fast access time "A" version (35 ns Max.) Fast access time Standard version (50 ns Max.) - allow tremendous system speed improvements
- Platinum-Silicide fuses guarantee high reliability, fast programming and exceptionally high programming yields (typ > 98%)
- AC performance is factory tested utilizing programmed test words and columns
- Voltage and temperature compensated providing extremely flat AC performance over military range
- Member of generic PROM series utilizing standard programming algorithm


GENERAL DESCRIPTION

The Am27S184/185 (2048-words by 4-bits) is a Schottky TTL Programable Read-Only Memory (PROM).

This device is available in both open-collector (Am27S184) and three-state (Am27S185) output versions. These outputs are compatible with low-power Schottky bus standards capable of satisfying the requirements of a variety of microprogrammable controls, mapping functions, code conversion, or logic replacement. Easy-word depth expansion is facilitated by an active LOW (G) output enable.

This device is also offered in a low-power, three-state version, the Am27LS185, as well as a power-switched three-state version.

BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

Open-Collector Part Number	275	184A	27S184							
Three-State Part Number	27S	185A	27S185 27LS185 2		27LS185		27PS185			
Address Access	35 ns	45 ns	50 ns	55 ns	60 ns	65 ns	50 ns	55 ns		
Operating Range	С	М	С	М	С	М	С	М		


Amendment Publication #

CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




^{*}E nomenclature applies only to Am27PS power-switched versions.

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing
- F. Alternate Packaging Option



Am27S184 = Open-Collector Version Am27S185 = Three-State Version Am27PS185 = Power-Switched Version Am27LS185 = Low-Power Version

Valid Combinations					
AM27S184	PC, PCB, DC				
AM27S184A	DCB, FC,				
AM27S185	FCB, LC, LCB, LC-S, LCB-S				
AM27S185A	100, 2000				
AM27PS185	PC, PCB, DC, DCB, LC, LCB,				
AM27LS185	LC-S, LC8-S				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid C	Valid Combinations					
AM27S184						
AM27S184A						
AM27S185	/BVA, /BYC,					
AM27S185A	/BUC, /B3C,					
AM27PS185						
AM27LS185	1					

Am27S184 = Open-Collector Version Am27S185 = Three-State Version Am27PS185=Power-Switched Version Am27LS185 = Low-Power Version

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

PIN DESCRIPTION

A₀ - A₁₀ Address Inputs

The 11-bit field presented at the address inputs selects one of 2,048 memory locations to be read from.

Q₀ - Q₃ Data Output Port

The outputs whose state represents the data read from the selected memory locations.

G/E* Output Enable

Provides direct control of the Q-output buffers. Outputs disabled forces all open-collector outputs to an OFF state

and all three-state outputs to a floating or high-impedance state.

Enable = \overline{G}/E^* Disable = G/E^*

V_{CC} Device Power Supply Pln

The most positive of the logic power supply pins.

GND Device Power Supply Pin

The most negative of the logic power supply pins.

FUNCTIONAL DESCRIPTION

Power Switching

The Am27PS185 is a power switched device. When the chip is selected, important internal currents increase from small idling or standby values to their larger selected values. This transition occurs very rapidly, meaning that access times from the powered-down state are only slightly slower than from the powered-up state. Deselected, I_{CC} is reduced to half its full operating amount. Due to this unique feature, there are special considerations which should be followed in order to optimize performance:

- When the Am27PS185 is selected by a low level on CS, a current surge is placed on the V_{CC} supply due to the powerup feature. In order to minimize the effects of this current transient, it is recommended that a 0.1 μf ceramic capacitor be connected from pin 18 to pin 9 at each device. (See Figure 1.)
- Address access time (TAVQV1) can be optimized if a chip enable set-up time (TEVAV) of greater than 25 ns is observed. Negative set-up times on chip enable (TE-VAV=tI0) should be avoided. (For typical and worse case characteristics see Figures 2A and 2B.)

^{*}E Nomenclature applies only to Am27PS power-switched versions.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage0.5 V to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)0.5 V to +VCC Max.
DC Voltage Applied to Outputs
During Programming
Output Current into Outputs During
Programming (Max. Duration of 1 sec) 250 mA
DC Input Voltage0.5 V to +5.5 V
DC Input Current30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+ 4.75 V to + 5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product 100% tested at T_C = +25°C, +125°C, and -55°C.

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter Symbol	Parameter Description	Test Co	Min.	Тур.	Max.	Units	
V _{OH} (Note 1)	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -2.0 m. V _{IN} = V _{IH} or V _{IL}	Α	2.4			Volts
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 16 mA V _{IN} = V _{IH} or V _{IL}				0.50	Volts
VIH	Input HIGH Level	Guaranteed input logical liveling voltage for all inputs (Not		2.0			Volts
V _{IL}	Input LOW Level		Guaranteed input logical LOW voltage for all inputs (Note 2)			0.8	Volts
ħL	Input LOW Current	V _{CC} = Max., V _{IN} = 0.45 V	V _{CC} = Max., V _{IN} = 0.45 V			-0.250	mA
lін	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC}	V _{CC} = Max., V _{IN} = V _{CC}			40	μΑ
I _{SC} (Note 1)	Output Short Circuit Current	V _{CC} = Max. V _{OUT} = 0.0 V (Note 3)	STD, LS devices	-20 -15		-90	mA
		 	10 devices			-90	
lcc	Power Supply Current	All inputs = GND V _{CC} = Max.	STD, PS devices			150	mA
VI	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -18 mA	ES dovices			125 -1.2	Volts
ICEX	Output Leakage Current	V _{CC} = Max.				40	μΑ
		$V_{G} = 2.4 \text{ V}$ $V_{O} = 0.4 \text{ V}$				-40	
CIN	Input Capacitance	V _{IN} = 2.0 V @ f = 1 MHz	V _{IN} = 2.0 V @ f = 1 MHz (Note 4)		5.0		
COUT	Output Capacitance	V _{OUT} = 2.0 V @ f = 1 MH	Iz (Note 4)		8.0		pF

Notes: 1. This applies to three-state devices only.

These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.


^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not be more than one second.

^{4.} These parameters are not 100% tested, but are periodically sampled.

^{*}See the last page of this spec for Group A Subgroup Testing information.

TYPICAL DC and AC CHARACTERISTICS

Typical IVCC Current Surge without 0.1 μF (IVCC is Current Supplied by VCC Power Supply)



Typical IVCC Current Surge without 0.1 μF (IVCC is Current Supplied by VCC Power Supply)




Figure 1. I_{CC} Current





Figure 2A. TAVQV vs TEVAV (Am27PS191/291)

Figure 2B. TEVQV vs TAVEV

SWITCHING TEST CIRCUIT

KEY TO SWITCHING WAVEFORMS



- Notes: 1. TAVQV is tested with switch S_1 closed and $C_L = 50$ pF.

 - TAVOV is tested with switch S₁ closed and C₁ = 50 pF.
 For open-collector outputs, TGVQZ and TGVQV are tested with S₁ closed to the 1.5 V output level. C₁ = 50 pF.
 For three-state outputs, TGVQZ is tested with C₁ = 50 pF to the 1.5 V level: S₁ is open for high-impedance to HGH tests and closed for high-impedance to LOW tests. TGVQV is tested with C₁ = 5 pF. HGH to high-impedance tests are made to an output steady state HGH voltage -0.5 V with S₁ open; LOW to high-impedance tests are made to the steady state LOW + 0.5 V level with S₁ closed.

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
}	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010


SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

						27S Version			27PS Version				
	Parameter Parameter			COM'L		MIL		COM'L		MIL			
No.	Symbol	Description	Version	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
			A		35		45						
1	TAVQV	Address Valid to Output Valid Access Time	STD		50		55		50		55	ns	
		LS		60		65							
			A		25		30					ns	
2	TGVQZ	Delay from Output Enable Valid to Output Hi-Z	STD		25		30		25		30		
			LS		25		30						
	1		Α		25		30						
3	TGVQV Delay from Output Enable Valid to Output Valid	STD		25		30		60		65	ns		
			LS	-	25		30						
4	TAVQV1	Power Switched Address Valid to Output Valid	A	-							_		
·		Access Time (Am27PS Versions only)							60		65	ns	

See also Switching Test Circuit.

Notes: 1. Tests are performed with input transition time of 5 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V. 2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels.

SWITCHING WAVEFORMS



2-61

^{*}See the last page of this spec for Group A Subgroup Testing information.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
V _{OH}	1, 2, 3
VoL	1, 2, 3
VIH	1, 2, 3
V _{IL}	1, 2, 3
İIL	1, 2, 3
hн	1, 2, 3
Isc	1, 2, 3
Icc	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	TAVQV	9, 10, 11
2	TGVQZ	9, 10, 11
3	TGVQV	9, 10, 11
4	TAVQV1	9, 10, 11
5	Functional Tests	7, 8

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.