3.3V 256K×16/18 SRAM with NTD™

Features

- Organization: 262,144 words × 16 or 18 bits
- NTD™1 architecture for efficient bus operation
- Fast clock speeds to 200 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.0/3.1/3.5/4.0/5.0 ns
- Fast $\overline{OE}$ access time: 3.0/3.1/3.5/4.0/5.0 ns
- Fully synchronous operation
- "Flow-through" or "pipelined" mode
- Asynchronous output enable control

1 NTD™ is a trademark of Alliance Semiconductor Corporation.

- Economical 100-pin TQFP package
- Byte write enables
- Clock enable for operation hold
- Multiple chip enables for easy expansion
- 3.3V core power supply
- 2.5V or 3.3V I/O operation with separate V_{DDQ}
- 30 mW typical standby power
- Self-timed write cycles
- Interleaved or linear burst modes
- Snooze mode for standby operation

Logic block diagram

Pin arrangement for TQFP (top view)

Note: Pins 24, 74 are NC for ×16

Selection Guide

	-200	**-183**	**-166**	**-133**	**-100**	**Units**
Minimum cycle time	5.0	5.4	6	7.5	10	ns
Maximum pipelined clock frequency	200	183	166	133	100	MHz
Maximum pipelined clock access time	3.0	3.1	3.5	4	5	ns
Maximum operating current	570	540	475	425	325	mA
Maximum standby current	160	140	130	100	90	mA
Maximum CMOS standby current (DC)	30	30	30	30	30	mA

®

Functional description

The AS7C33256NTD16A/18A family is a high performance CMOS 4 Mbit synchronous Static Random Access Memory (SRAM) organized as 262,144 words × 16 or 18 bits and incorporates a LATE LATE Write.

This variation of the 4Mb sychronous SRAM uses the No Turnaround Delay (NTD^{TM}) architecture, featuring an enhanced Write operation that improves bandwidth over pipeline burst devices. In a normal pipeline burst device, the write data, command, and address are all applied to the device on the same clock edge. If a Read command follows this Write command, the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce overall bandwidth for applications requiring random access or Read-Modify-Write operations.

NTD^{TM} devices use the memory bus more efficiently by introducing a write 'latency' which matches the two (one)cycle pipeline (flowthrough) read latency. Write data is applied two cycles after the Write command and address, allowing the Read pipeline to clear. With NTD^{TM}, Write and Read operations can be used in any order without producing dead bus cycles.

Assert R/$\overline{W}$ low to perform Write cycles. Byte Write enable controls write access to specific bytes, or can be tied low for full 16/18 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable $\overline{OE}$ does not need to be toggled for write operations; it can be tied low for normal operations. Outputs go to a high impedance state when the device is de-selected by any of the three chip enable inputs. In pipeline mode, a two cycle deselect latency allows pending read or write operations to be completed.

Use the ADV (burst advance) input to perform burst read, write and deselect operations. When ADV is high, external addresses, chip select, R/$\overline{W}$ pins are ignored, and internal address counters increment in the count sequence specified by the $\overline{LBO}$ control. Any device operations, including burst, can be stalled using the $\overline{CEN}$=1 (the clock enable input.)

The AS7C33256NTD18A and AS7C33256NTD16A operate with a 3.3V ± 5% power supply for the device core (V$_{DD}$). DQ circuits use a separate power supply (V$_{DDQ}$) that operates across 3.3V or 2.5V ranges. These devices are available in a 100-pin 14×20 mm TQFP package.

Capacitance

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C_{IN}	Address and control pins	$V_{in} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O pins	$V_{in} = V_{out} = 0V$	7	pF

Burst Order

Interleaved Burst Order				Linear Burst Order				
$\overline{LBO}$=1				$\overline{LBO}$=0				
Starting Address	00	01	10	11	Starting Address	00	01	10	11
First increment	01	00	11	10	First increment	01	10	11	00
Second increment	10	11	00	01	Second increment	10	11	00	01
Third increment	11	10	01	00	Third increment	11	00	01	10

Signal descriptions

Signal	I/O	Properties	Description
CLK	I	CLOCK	Clock. All inputs except $\overline{OE}$, $\overline{FT}$, $\overline{LBO}$, and ZZ are synchronous to this clock.
$\overline{CEN}$	I	SYNC	Clock enable. When de-asserted HIGH, the clock input signal is masked.
A, A0, A1	I	SYNC	Address. Sampled when all chip enables are active and ADV/$\overline{LD}$ is asserted.
DQ[a,b]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
$\overline{CE0}$, CE1, $\overline{CE2}$	I	SYNC	Synchronous chip enables. Sampled at the rising edge of CLK, when ADV/$\overline{LD}$ is asserted. Are ignored when ADV/$\overline{LD}$ is HIGH.
ADV/$\overline{LD}$	I	SYNC	Advance or Load. When sampled HIGH, the internal burst address counter will increment in the order defined by the $\overline{LBO}$ input value. (refer to table on page 2) When LOW, a new address is loaded.
R/$\overline{W}$	I	SYNC	A HIGH during LOAD initiates a READ operation. A LOW during LOAD initiates a WRITE operation. Is ignored when ADV/$\overline{LD}$ is HIGH.
$\overline{BW[a,b]}$	I	SYNC	Byte write enables. Used to control write on individual bytes. Sampled along with WRITE command and BURST WRITE.
$\overline{OE}$	I	ASYNC	Asynchronous output enable. I/O pins are not driven when $\overline{OE}$ is inactive.
$\overline{LBO}$	I	STATIC	Count mode. When driven High, count sequence follows Intel XOR convention. When driven Low, count sequence follows linear convention. This input should be static when the device is in operation.
$\overline{FT}$	I	STATIC	Flow-through mode. When low, enables single register flow-through mode. Connect to V_{DD} if unused or for pipelined operation.
ZZ	I	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to GND if unused.
NC	-	-	No connects. Note that pin 83 and 84 will be used for future address expansion to 8Mb and 16Mb density.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V_{DD}, V_{DDQ}	−0.5	+4.6	V
Input voltage relative to GND (input pins)	V_{IN}	−0.5	V_{DD} + 0.5	V
Input voltage relative to GND (I/O pins)	V_{IN}	−0.5	V_{DDQ} + 0.5	V
Power dissipation	P_D	−	1.8	W
DC output current	I_{OUT}	−	50	mA
Storage temperature (plastic)	T_{stg}	−65	+150	^{o}C
Temperature under bias (Junction)	T_{bias}	−65	+135	^{o}C

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

®

Synchronous truth table

$\overline{CE0}$	$\overline{CE1}$	$\overline{CE2}$	ADV/$\overline{LD}$	R/$\overline{W}$	$\overline{BW[a,b]}$	$\overline{OE}$	$\overline{CEN}$	Address source	CLK	Operation
H	X	X	L	X	X	X	L	NA	L to H	Deselect, high-Z
X	L	X	L	X	X	X	L	NA	L to H	Deselect, high-Z
X	X	H	L	X	X	X	L	NA	L to H	Deselect, high-Z
L	H	L	L	H	X	X	L	External	L to H	Begin read
L	H	L	L	L	L	X	L	External	L to H	Begin write
X	X	X	H	X	X[1]	X	L	Burst counter	L to H	Burst[2]
X	X	X	X	X	X	X	H	Stall	L to H	Inhibit the CLK

Key: X = Don't Care, L = Low, H = High.

1. Should be low for Burst write, unless a specific byte/s need/s to be inhibited

2. Refer to state diagram below.

State Diagram for NTD SRAM

TQFP thermal resistance

Description	Conditions		Symbol	Typical	Units
Thermal resistance (Junction to Ambient)[1]	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	1-layer	θ_{JA}	40	°C/W
		4-layer	θ_{JA}	22	°C/W
Thermal resistance (Junction to Top of Case)[1]			θ_{JC}	8	°C/W

1 This parameter is sampled.

Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit
Supply voltage		V_{DD}	3.135	3.3	3.465	V
		GND	0.0	0.0	0.0	V
3.3V I/O supply voltage		V_{DDQ}	3.135	3.3	3.465	V
		GND_Q	0.0	0.0	0.0	
2.5V I/O supply voltage		V_{DDQ}	2.35	2.5	2.65	V
		GND_Q	0.0	0.0	0.0	
Input voltages[1]	Address and control pins	V_{IH}	2.0	–	V_{DD} + 0.3	V
		V_{IL}	−0.5[2]	–	0.8	V
	I/O pins	V_{IH}	2.0	–	V_{DDQ} + 0.3	V
		V_{IL}	-0.5[2]	–	0.8	
Ambient operating temperature		T_A	0	–	70	°C

1 Input voltage ranges apply to 3.3V I/O operation. For 2.5V operation, contact factory for input specifications.

2 V_{IL} min = −2.0V for pulse width less than 0.2 x t_{RC}.

DC electrical characteristics for 3.3V I/O operation

Parameter	Symbol	Test conditions	200		183		166		133		100		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current	$\lvert I_{LI} \rvert$[1]	V_{DD} = Max, V_{in} = GND to V_{DD}	–	2	–	2	–	2	–	2	–	2	μA
Output leakage current	$\lvert I_{LO} \rvert$	$\overline{OE} \geq V_{IH}$, V_{DD} = Max, V_{out} = GND to V_{DD}	–	2	–	2	–	2	–	2	–	2	μA
Operating power supply current	I_{CC}[2]	$\overline{CE} = V_{IL}$, CE = V_{IH}, $\overline{CE} = V_{IL}$, f = f_{max}, I_{out} = 0 mA	–	570	–	540	–	450	–	425	–	325	mA
Standby power supply current	I_{SB}	Deselected, f = f_{max}	–	160	–	140	–	110	–	100	–	90	mA
	I_{SB1}	Deselected, f = 0, all $V_{IN} \leq 0.2V$ or $\geq V_{DD}$ - 0.2V	–	30	–	30	–	30	–	30	–	30	mA
	I_{SB2}	Deselected, f=f_{Max}, ZZ $\geq V_{DD}$ - 0.2V. All $V_{IN} \leq V_{IL}$ or $\geq V_{IH}$	–	30	–	30	–	30	–	30	–	30	mA
Output voltage	V_{OL}	I_{OL} = 8 mA, V_{DDQ} = 3.6V	–	0.4	–	0.4	–	0.4	–	0.4	–	0.4	V
	V_{OH}	I_{OH} = −4 mA, V_{DDQ} = 3.0V	2.4	-	2.4	-	2.4	–	2.4	–	2.4	–	V

1 $\overline{LBO}$ pin has an internal pull-up and input leakage = ±10 uA.

2 I_{CC} given with no output loading. I_{CC} increases with faster cycle times and greater output loading

DC electrical characteristics for 2.5V I/O operation

Parameter	Symbol	Test conditions	200		183		166		133		100		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Output leakage current	$\lvert I_{LO} \rvert$	$\overline{OE} \geq V_{IH}$, V_{DD} = Max, V_{out} = GND to V_{DD}	-1	1	-1	1	-1	1	-1	1	-1	1	μA
Output voltage	V_{OL}	I_{OL} = 2 mA, V_{DDQ} = 2.65V	–	0.7	–	0.7	–	0.7	–	0.7	–	0.7	V
	V_{OH}	I_{OH} = −2 mA, V_{DDQ} = 2.35V	1.7	–	1.7	–	1.7	–	1.7	–	1.7	–	

Timing characteristics over operating range

| Parameter	Sym	200 Min	200 Max	183 Min	183 Max	166 Min	166 Max	133 Min	133 Max	100 Min	100 Max	Unit	Notes[1]
Clock frequency	F_{MAX}	-	200	-	183	-	166	-	133	-	100	MHz	
Cycle time (pipelined mode)	t_{CYC}	5	-	5.4	-	6	-	7.5	-	10	-	ns	
Cycle time (flow-through mode)	t_{CYCF}	9	-	10	-	10	-	12	-	12	-	ns	
Clock access time (pipelined mode)	t_{CD}	-	3.0	-	3.1	-	3.5	-	4.0	-	5.0	ns	
Clock access time (flow-through mode)	t_{CDF}	-	8.5	-	9	-	9	-	10	-	12	ns	
Output enable Low to data valid	t_{OE}	-	3.0	-	3.1	-	3.5	-	4.0	-	5.0	ns	
Clock High to output Low Z	t_{LZC}	0	-	0	-	0	-	0	-	0	-	ns	2,3,4
Data output invalid from clock High	t_{OH}	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	ns	4
Output enable Low to output Low Z	t_{LZOE}	0	-	0	-	0	-	0	-	0	-	ns	2,3,4
Output enable High to output High Z	t_{HZOE}	-	3.0	-	3.1	-	3.5	-	4.0	-	4.5	ns	2,3,4
Clock High to output High Z	t_{HZC}	-	3.0	-	3.1	-	3.5	-	4.0	-	4.5	ns	2,3,4
Clock High to output High Z	t_{HZCN}	-	1.5	-	1.5	-	1.5	-	2.0	-	2.5	ns	5
Clock High pulse width	t_{CH}	2.2	-	2.4	-	2.4	-	2.5	-	3.0	-	ns	6,7
Clock Low pulse width	t_{CL}	2.2	-	2.4	-	2.4	-	2.5	-	3.0	-	ns	6
Address setup to clock High	t_{AS}	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7
Data setup to clock High	t_{DS}	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7
Write setup to clock High	t_{WS}	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7
Chip select setup to clock High	t_{CSS}	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7
Clock enable setup to clock high	t_{CENS}	1.4	-	1.4	-	1.5	-	1.5	-	1.5	-	ns	7
ADV setup to clock high	t_{ADVS}	1.4	-	1.5	-	1.5	-	1.5	-	1.5	-	ns	7
Address hold from clock High	t_{AH}	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Data hold from clock High	t_{DH}	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Write hold from clock High	t_{WH}	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Chip select hold from clock High	t_{CSH}	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
Clock enable hold from clock high	t_{CENH}	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7
ADV hold from clock high	t_{ADVH}	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	ns	7

1 See "Notes" on page 9

®

**Key to waveform**   ▨ Undefined output/don't care

Timing waveform of read/write cycle

Note: Ý = XOR when $\overline{LBO}$ = HIGH/No Connect; Ý = ADD when $\overline{LBO}$ = LOW.
$\overline{BW[a:b]}$ is don't care.

NOP, stall and deselect cycles

Note: $\overline{OE}$ is Low.

AC test conditions

- Output Load: see Figure B, except for t_{LZC}, t_{LZOE}, t_{HZOE}, t_{HZC} see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (Measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.

Thevenin equivalent:

+3.3V for 3.3V I/O;
/+2.5V for 2.5V I/O

319Ω / 1667Ω

D_{OUT}

353Ω / 1538Ω

5 pF*

GND   *including scope
         and jig capacitance

+3.0V
90%   90%
10%   10%
GND

Figure A: Input waveform

$Z_0=50\Omega$ 50Ω

D_{out} $V_L=1.5V$

30 pF*

Figure B: Output load (A)

Figure C: Output load (B)

Notes:

1   For test conditions, see *AC Test Conditions*, Figures A, B, C.

2   This parameter measured with output load condition in Figure C

3   This parameter is sampled and not 100% tested.

4   t_{HZOE} is less than t_{LZOE}; and t_{HZC} is less than t_{LZC} at any given temperature and voltage.

5   t_{HZCN} is a 'no load' parameter to indicate exactly when SRAM outputs have stopped driving.

6   t_{CH} measured as HIGH above VIH, and t_{CL} measured as LOW below VIL

7   This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.

Package Dimensions: 100-pin quad flat pack (TQFP)

	TQFP	
	Min	**Max**
A1	0.05	0.15
A2	1.35	1.45
b	0.22	0.38
c	0.09	0.20
D	13.90	14.10
E	19.90	20.10
e	0.65 nominal	
Hd	15.90	16.10
He	21.90	22.10
L	0.45	0.75
L1	1.00 nominal	
a	0°	7°
Dimensions in millimeters		

Ordering information

Package	Width	200 MHz	183 MHz	166 MHz	133 MHz	100 MHz
TQFP	×16	AS7C33256NTD16A-200TQC	AS7C33256NTD16A-183TQC	AS7C33256NTD16A-166TQC	AS7C33256NTD16A-133TQC	AS7C33256NTD16A-100TQC
TQFP	×16	AS7C33256NTD16A-200TQI	AS7C33256NTD16A-183TQI	AS7C33256NTD16A-166TQI	AS7C33256NTD16A-133TQI	AS7C33256NTD16A-100TQI
TQFP	×18	AS7C33256NTD18A-200TQC	AS7C33256NTD18A-183TQC	AS7C33256NTD18A-166TQC	AS7C33256NTD18A-133TQC	AS7C33256NTD18A-100TQC
TQFP	×18	AS7C33256NTD18A-200TQI	AS7C33256NTD18A-183TQI	AS7C33256NTD18A-166TQI	AS7C33256NTD18A-133TQI	AS7C33256NTD18A-100TQI

Part numbering guide

AS7C	33	256	NTD	16/18	A	−XXX	TQ	C/I
1	2	3	4	5	6	7	8	9

1. Alliance Semiconductor SRAM prefix

2. Operating voltage: 33=3.3V

3. Organization: 256=256K

4. NTD^{TM}=No Turn-around Delay

5. Organization: 16=x16; 18=x18

6. Production version: A=first production version

7. Clock speed (MHz)

8. Package type: TQ=TQFP

9. Operating temperature: C=Commercial (0° C to 70° C); I=Industrial (-40° C to 85° C)