

FSL9130D, FSL9130R

5A, -100V, 0.680 Ohm, Rad Hard, SEGR Resistant, P-Channel Power MOSFETs

June 1998

Features

- 5A, -100V, $r_{DS(ON)} = 0.680\Omega$
- Total Dose
 - Meets Pre-RAD Specifications to 100K RAD (Si)
- Single Event
 - Safe Operating Area Curve for Single Event Effects
 - SEE immunity for LET of 36MeV/mg/cm² with V_{DS} up to 80% of Rated Breakdown and V_{GS} of 10V Off-Bias
- Dose Rate
 - Typically Survives 3E9 RAD (Si)/s at 80% BVDSS
 - Typically Survives 2E12 if Current Limited to IDM
- Photo Current
 - 1.5nA Per-RAD(Si)/s Typically
- Neutron
 - Maintain Pre-RAD Specifications for 3E13 Neutrons/cm²
 - Usable to 3E14 Neutrons/cm²

Ordering Information

RAD LEVEL	SCREENING LEVEL	PART NUMBER/BRAND
10K	Commercial	FSL9130D1
10K	TXV	FSL9130D3
100K	Commercial	FSL9130R1
100K	TXV	FSL9130R3
100K	Space	FSL9130R4

Formerly available as type TA17736.

Description

The Discrete Products Operation of Harris Semiconductor has developed a series of Radiation Hardened MOSFETs specifically designed for commercial and military space applications. Enhanced Power MOSFET immunity to Single Event Effects (SEE), Single Event Gate Rupture (SEGR) in particular, is combined with 100K RADS of total dose hardness to provide devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for military applications have not been sacrificed.

The Harris portfolio of SEGR resistant radiation hardened MOSFETs includes N-Channel and P-Channel devices in a variety of voltage, current and on-resistance ratings. Numerous packaging options are also available.

This MOSFET is an enhancement-mode silicon-gate power field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Reliability screening is available as either commercial, TXV equivalent of MIL-S-19500, or Space equivalent of MIL-S-19500. Contact Harris Semiconductor for any desired deviations from the data sheet.

Symbol



Package

TO-205AF



FSL9130D, FSL9130R

Absolute Maximum Ratings T_C = 25°C, Unless Otherwise Specified

	FSL9130D, FSL9130R	UNITS
Drain to Source Voltage	-100	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$)	-100	V
Continuous Drain Current		
T _C = 25°CI _D	5	Α
$T_C = 100^{\circ}C$	3	Α
Pulsed Drain Current	15	Α
Gate to Source VoltageV _{GS}	±20	V
Maximum Power Dissipation		
$T_C = 25^{\circ}C$ P_T	25	w
$T_C = 100^{\circ}CP_T$	10	w
Linear Derating Factor	0.20	W/°C
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure)	15	Α
Continuous Source Current (Body Diode)	5	Α
Pulsed Source Current (Body Diode)	15	Α
Operating and Storage Temperature	-55 to 150	°C
Lead Temperature (During Soldering)	300	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications T_C = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 1mA, V _{GS} = 0\	,	-100	-	-	٧
Gate Threshold Voltage		V _{GS} = V _{DS} ,	T _C = -55°C	-		-7.0	٧
	ļ	I _D = 1mA	T _C = 25°C	-2.0	-	-6.0	٧
			T _C = 125°C	-1.0	-	-	٧
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -80V,	T _C = 25°C		-	25	μΑ
		V _{GS} = 0V	T _C = 125°C	T -	-	250	μА
Gate to Source Leakage Current	1 _{GSS}	V _{GS} = ±20V	T _C = 25°C	-	-	100	nA
		ļ	T _C = 125°C	T -	-	200	nA
Drain to Source On-State Voltage	V _{DS(ON)}	V _{GS} = -12V, I _D = 5/	Ā	-	-	-3.57	٧
Drain to Source On Resistance	$T_{DS(ON)12}$ $I_{D} = 3A$, $T_{C} = 25^{\circ}C$ $T_{C} = 125^{\circ}C$		T _C = 25°C		0.390	0.680	Ω
		-	-	1.12	Ω		
Turn-On Delay Time	t _d (ON)	$V_{DD} = -50V, I_D = 5A,$ $R_L = 10\Omega, V_{GS} = -12V,$ $R_{GS} = 7.5\Omega$		·		65	ns
Rise Time	t _r			-	-	140	ns
Turn-Off Delay Time	td(OFF)					120	ns
Fall Time	t _f	1		-	-	120	ns
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to -20V	V _{DD} = -50V,	-	-	61	nC
Gate Charge at 12V	Q _{g(12)}	V _{GS} = 0V to -12V	I _D = 5A	-	32	41	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to -2V	1	-		2.5	nC
Gate Charge Source	Q _{gs}		1	-	5.2	7.4	nC
Gate Charge Drain	Q _{gd}	1			13	18	nC
Plateau Voltage	V _(PLATEAU)	I _D = 5A, V _{DS} = -15	v.	-	-6	-	٧
Input Capacitance	C _{ISS}	V _{DS} = -25V, V _{GS} =	0V,	1 -	830	-	pF
Output Capacitance	c _{oss}	f = 1MHz		-	300	-	pF
Reverse Transfer Capacitance	C _{RSS}	1			80	-	pF
Thermal Resistance Junction to Case	Rejc			1 -	· ·	5.0	°C/W
Thermal Resistance Junction to Ambient	R _{BJA}				-	175	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V _{SD}	I _{SD} = 5A	-0.6	-	-1.8	٧
Reverse Recovery Time	t _{rr}	I _{SD} = 5A, dI _{SD} /dt = 100A/μs	-	-	170	ns

Electrical Specifications up to 100K RAD T_C = 25°C, Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain to Source Breakdown Volts	(Note 3)	BVDSS	V _{GS} = 0, I _D = 1mA	-100	-	V
Gate to Source Threshold Volts	(Note 3)	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 1mA	-2.0	-6.0	V
Gate to Body Leakage	(Notes 2, 3)	IGSS	$V_{GS} = \pm 20V$, $V_{DS} \approx 0V$	-	100	n A
Zero Gate Leakage	(Note 3)	1 _{DSS}	V _{GS} = 0, V _{DS} = -80V	-	25	μА
Drain to Source On-State Volts	(Notes 1, 3)	V _{DS(ON)}	V _{GS} = -12V, I _D = 5A		-3.57	٧
Drain to Source On Resistance	(Notes 1, 3)	^r DS(ON)12	V _{GS} = -12V, I _D = 3A		0.680	Ω

NOTES:

- 1. Pulse test, 300µs Max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both VGS = -12V, VDS = 0V and VGS = 0V, VDS = 80% BVDSS.


Single Event Effects (SEB, SEGR) (Note 4)

		ENVIRONMENT (NOTE 5)				(NOTE 6)
TEST	SYMBOL	ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (μ)	APPLIED V _{GS} BIAS (V)	MAXIMUM V _{DS} BIAS (V)
Single Event Effects Safe Operating Area	SEESOA	Ni	26	43	20	-100
		Br	37	36	10	-100
		Br	37	36	15	-80
		Br	37	36	20	-50

NOTES:

- 4. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
- 5. Fluence = 1E5 ions/cm² (typical), T = 25°C.
- 6. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

Typical Performance Curves Unless Otherwise Specified







FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA

FIGURE 2. DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO IAS





RAD HARD SEGR MOSFETS






FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING

Test Circuits and Waveforms




FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 10. UNCLAMPED ENERGY WAVEFORMS




FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

FSL9130D, FSL9130R

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent) T_C = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	l _{GSS}	V _{GS} = ±20V	±20 (Note 7)	nA
Zero Gate Voltage Drain Current	¹ DSS	V _{DS} = 80% Rated Value	±25 (Note 7)	μА
Drain to Source On Resistance	rds(on)	T _C = 25°C at Rated I _D	±20% (Note 8)	Ω
Gate Threshold Voltage	V _{GS(TH)}	I _D = 1.0mA	±20% (Note 8)	٧

NOTES:

- 7. Or 100% of Initial Reading (whichever is greater).
- 8. Of Initial Reading.

Screening Information

TEST	JANTXV EQUIVALENT	JANS EQUIVALENT
Gate Stress	V _{GS} = -30V, t = 250μs	V _{GS} = -30V, t = 250μs
Pind	Optional	Required
Pre Burn-In Tests (Note 9)	Pre Burn-In Tests (Note 9) MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C) S	
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B $V_{GS} = 80\%$ of Rated Value, $T_A = 150^{\circ}\text{C}$, Time = 48 hours	MIL-STD-750, Method 1042, Condition B V_{GS} = 80% of Rated Value, T_A = 150°C, Time = 48 hours
Interim Electrical Tests (Note 9)	All Delta Parameters Listed in the Delta Tests and Limits Table	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^{\circ}\text{C}$, Time = 160 hours	MIL-STD-750, Method 1042, Condition A V_{DS} = 80% of Rated Value, T_A = 150°C, Time = 240 hours
PDA	10%	5%
Final Electrical Tests (Note 9)	MIL-S-19500, Group A, Subgroup 2	MIL-S-19500, Group A, Subgroups 2 and 3

NOTE:

Additional Screening Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	V _{DS} = -80V, t = 10ms	1.43	Α
Unclamped Inductive Switching	IAS	V _{GS(PEAK)} = -15V, L = 0.1mH	15	Α
Thermal Response	ΔV _{SD}	t _H = 100ms; V _H = -25V; I _H = 1A	125	mV
Thermal Impedance	ΔV _{SD}	t _H = 500ms; V _H = -25V; I _H = 1A	250	mV

^{9.} Test limits are identical pre and post burn-in.