256M AND type Flash Memory More than 16,057-sector (271,299,072-bit)

# **HITACHI**

ADE-203-1281 (Z) Preliminary Rev. 0.0 Aug. 10, 2001

### **Description**

The Hitachi HN29V25611A Series is a CMOS Flash Memory with AND type multi-level memory cells. It has fully automatic programming and erase capabilities with a single 3.0 V power supply. The functions are controlled by simple external commands. To fit the I/O card applications, the unit of programming and erase is as small as (2048 + 64) bytes. Initial available sectors of HN29V25611A are more than 16,057 (98% of all sector address) and less than 16,384 sectors.

#### **Features**

- On-board single power supply ( $V_{CC}$ ):  $V_{CC} = 2.7 \text{ V}$  to 3.6 V
- Organization
  - AND Flash Memory: (2048 + 64) bytes  $\times$  (More than 16,057 sectors)
  - Data register: (2048 + 64) bytes
- Multi-level memory cell
  - 2 bit/per memory cell
- Automatic programming
  - Sector program time: 1.0 ms (typ)
  - System bus free
  - Address, data latch function
  - Internal automatic program verify function
  - Status data polling function
- Automatic erase
  - Single sector erase time: 1.0 ms (typ)
  - System bus free
  - Internal automatic erase verify function
  - Status data polling function

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.




- Erase mode
  - Single sector erase ((2048 + 64) byte unit)
- Fast serial read access time:
  - First access time: 50 µs (max)
  - Serial access time: 50 ns (max)
- Low power dissipation:
  - $--I_{CC1} = 2 \text{ mA (typ) (Read)}$
  - $I_{CC2} = 20 \text{ mA (max) (Read)}$
  - $I_{SB2} = 50 \mu A \text{ (max) (Standby)}$
  - $--I_{CC3}/I_{CC4} = 40 \text{ mA (max) (Erase/Program)}$
  - $I_{SB3} = 20 \mu A \text{ (max) (Deep standby)}$
- The following architecture is required for data reliability.
  - Error correction: more than 3-bit error correction per each sector read
  - Spare sectors: 1.8% (290 sectors) (min) within usable sectors

### **Ordering Information**

Type No.	Available sector	Package
HN29V25611ABP-50	More than 16,057 sectors	72-bump 0.8 mm ball pitch CSP (TBP-72A)

### **Pin Arrangement**




## **Pin Description**


Pin name	Function
I/O0 to I/O7	Input/output
CE	Chip enable
ŌĒ	Output enable
WE	Write enable
CDE	Command data enable
V <sub>cc</sub> *1	Power supply
V <sub>SS</sub> *1	Ground
RDY/Busy	Ready/ <del>Busy</del>
RES	Reset
SC	Serial clock
NC	No connection

Note: 1. All  $V_{cc}$  and  $V_{ss}$  pins should be connected to a common power supply and a ground, respectively.

### **Block Diagram**



### **Memory Map and Address**



Address	Cycles	1/00	I/O1	1/02	I/O3	1/04	I/O5	1/06	1/07
Sector address	SA (1): First cycle	A0	A1	A2	А3	A4	A5	A6	A7
	SA (2): Second cycle	A8	A9	A10	A11	A12	A13	×*2	×
Column address	CA (1): First cycle	A0	A1	A2	А3	A4	A5	A6	A7
	CA (2): Second cycle	A8	A9	A10	A11	×	×	×	×

Notes: 1. Some failed sectors may exist in the device. The failed sectors can be recognized by reading the sector valid data written in a part of the column address 800 to 83F (The specific address is TBD.). The sector valid data must be read and kept outside of the sector before the sector erase. When the sector is programmed, the sector valid data should be written back to the sector.

 An × means "Don't care". The pin level can be set to either V<sub>IL</sub> or V<sub>IH</sub>, referred to DC characteristics.

#### Pin Function

 $\overline{\text{CE}}$ :  $\overline{\text{CE}}$  is used to select the device. The status returns to the standby at the rising edge of  $\overline{\text{CE}}$  in the reading operation. However, the status does not return to the standby at the rising edge of  $\overline{\text{CE}}$  in the busy state in programming and erase operation.

 $\overline{OE}$ : Memory data and status register data can be read, when  $\overline{OE}$  is  $V_{II}$ .

 $\overline{\text{WE}}$ : Commands and address are latched at the rising edge of  $\overline{\text{WE}}$ .

SC: Programming and reading data is latched at the rising edge of SC.

**RES:** RES pin must be kept at the  $V_{ILR}$  ( $V_{SS} \pm 0.2$  V) level when  $V_{CC}$  is turned on and off. In this way, data in the memory is protected against unintentional erase and programming. RES must be kept at the  $V_{IHR}$  ( $V_{CC} \pm 0.2$  V) level during any operations such as programming, erase and read.

 $\overline{\text{CDE}}$ : Commands and data are latched when  $\overline{\text{CDE}}$  is  $V_{IL}$  and address is latched when  $\overline{\text{CDE}}$  is  $V_{IH}$ .

**RDY/Busy:** The RDY/Busy indicates the program/erase status of the flash memory. The RDY/Busy signal is initially at a high impedance state. It turns to a  $V_{\rm OL}$  level after the (40H) command in programming operation or the (B0H) command in erase operation. After the erase or programming operation finishes, the RDY/Busy signal turns back to the high impedance state.

**I/O0 to I/O7:** The I/O pins are used to input data, address and command, and are used to output memory data and status register data.

#### **Mode Selection**

Mode	CE	OE	WE	SC	RES	CDE	RDY/Busy*3	I/O0 to I/O7
Deep standby	×*4	×	×	×	$V_{ILR}$	×	$V_{OH}$	High-Z
Standby	V <sub>IH</sub>	×	×	×	$V_{IHR}$	×	V <sub>OH</sub>	High-Z
Output disable	V <sub>IL</sub>	$V_{IH}$	V <sub>IH</sub>	×	$V_{IHR}$	×	V <sub>OH</sub>	High-Z
Status register read*1	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	×	V <sub>IHR</sub>	×	V <sub>OH</sub>	Status register outputs
Command write*2	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	$V_{\text{IHR}}$	V <sub>IL</sub>	V <sub>OH</sub>	Din

- Notes: 1. Default mode after the power on is the status register read mode (refer to status transition). From I/O0 to I/O7 pins output the status, when  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IL}$  (conventional read operation condition).
  - 2. Refer to the command definition. Data can be read, programmed and erased after commands are written in this mode.
  - 3. The RDY/ $\overline{\text{Busy}}$  bus should be pulled up to  $V_{\text{CC}}$  to maintain the  $V_{\text{OH}}$  level while the RDY/ $\overline{\text{Busy}}$  pin outputs a high impedance.
  - 4. An  $\times$  means "Don't care". The pin level can be set to either  $V_{IL}$  or  $V_{IH}$  referred to DC characteristics.

# Command Definition $*^{1,2}$

				First bus cycle		Second bu	s cycle		
Command			Bus cycles	Operation mode*3	Data in	Operation mode	Data in	Data out	
Read	Serial read (1)	(Without CA)	3	Write	00H	Write	SA (1)*4		
		(With CA)	3 + 2h*6	Write	00H	Write	SA (1)*4		
	Serial read (2)	•	3	Write	F0H	Write	SA (1)*4		
	Read identifier	codes	1	Write	90H	Read		ID* <sup>8, 9</sup>	
	Data recovery	read	1	Write	01H	Read		Recovery data	
Auto erase	Single sector		4	Write	20H	Write	SA (1)*4		
Auto program	Program (1)	(Without CA* <sup>7</sup> )	4	Write	10H	Write	SA (1)*4		
		(With CA*7)	4 + 2h*6	Write	10H	Write	SA (1)*4		
	Program (2)*10		4	Write	1FH	Write	SA (1)*4		
	Program (3) (0	Control bytes)*7	4	Write	0FH	Write	SA (1)*4		
	Program (4)	(WithoutCA*7)	4	Write	11H	Write	SA (1)*4		
		(With CA*7)	4 + 2h*6	Write	11H	Write	SA (1)*4		
Reset			1	Write	FFH				
Clear status re	egister		1	Write	50H				
Data recovery	write		4	Write	12H	Write	SA (1)*4		

				Third bus c	ycle	Fourth bus	cycle
Command			Bus cycles	Operation mode	Data in	Operation mode	Data in
Read	Serial read (1)	(Without CA)	3	Write	SA (2)*4		
		(With CA)	3 + 2h*6	Write	SA (2)*4	Write	CA (1)*5
	Serial read (2)		3	Write	SA (2)*4		
	Read identifier	codes	1				
	Data recovery	read	1				
Auto erase	Single sector		4	Write	SA (2)*4	Write	B0H*11
Auto program	Program (1)	(Without CA* <sup>7</sup> )	4	Write	SA (2)*4	Write	40H*11, 12
		(With CA*7)	4 + 2h*6	Write	SA (2)*4	Write	CA (1)
	Program (2)*10		4	Write	SA (2)*4	Write	40H*11, 12
	Program (3) (0	Control bytes)*7	4	Write	SA (2)*4	Write	40H*11, 12
	Program (4)	(WithoutCA*7)	4	Write	SA (2)*4	Write	40H*11, 12
		(With CA*7)	4 + 2h*6	Write	SA (2)*4	Write	CA (1)
Reset			1				
Clear status re	egister		1				
Data recovery	write		4	Write	SA (2)*4	Write	40H*11, 12

				Fifth bus cy	/cle	Sixth bus c	ycle
Command	Command		Bus cycles	Operation mode	Data in	Operation mode	Data in
Read	Serial read (1)	(Without CA)	3				
		(With CA)	3 + 2h*6	Write	CA (2)*5		
	Serial read (2)	1	3				
	Read identifie	r codes	1				
	Data recovery	read	1				
Auto erase	Single sector		4				
Auto program	Program (1)	(Without CA* <sup>7</sup> )	4				"
		(With CA*7)	4 + 2h*6	Write	CA (2)*5	Write	40H*11, 12
	Program (2)*10	)	4				
	Program (3) (0	Control bytes)*7	4				
	Program (4)	(WithoutCA*7)	4				
		(With CA*7)	4 + 2h*6	Write	CA (2)	Write	40H*11, 12
Reset			1				
Clear status re	egister		1				
Data recovery	write		4				

Notes: 1. Commands and sector address are latched at rising edge of WE pulses. Program data is latched at rising edge of SC pulses.

- 2. The chip is in the read status register mode when  $\overline{RES}$  is set to  $V_{IHR}$  first time after the power up.
- 3. Refer to the command read and write mode in mode selection.
- 4. SA (1) = Sector address (A0 to A7), SA (2) = Sector address (A8 to A13).
- 5. CA (1) = Column address (A0 to A7), CA (2) = Column address (A8 to A11).  $(0 \le A11 \text{ to } A0 \le 83\text{FH})$
- 6. The variable h is the input number of times of set of CA (1) and CA (2) ( $1 \le h \le 2048 + 64$ ). Set of CA (1) and CA (2) can be input without limitation.
- 7. By using program (1) and (3), data can additionally be programmed maximum 15 times for each sector before erase.
- 8. ID = Identifier code; Manufacturer code (07H), Device code (9AH).
- 9. The manufacturer identifier code is output when  $\overline{\text{CDE}}$  is low and the device identifier code is output when  $\overline{\text{CDE}}$  is high.
- 10. Before program (2) operations, data in the programmed sector must be erased.
- 11. No commands can be written during auto program and erase (when the RDY/ $\overline{\text{Busy}}$  pin outputs a  $V_{\text{OL}}$ ).
- 12. The fourth or sixth cycle of the auto program comes after the program data input is complete.

### **Mode Description**

#### Read

**Serial Read (1):** Memory data D0 to D2111 in the sector of address SA is sequentially read. Output data is not valid after the number of the SC pulse exceeds 2112. When CA is input, memory data D (m) to D (m + j) in the sector of address SA is sequentially read. Then output data is not valid after the number of the SC pulse exceeds (2112 to m). The mode turns back to the standby mode at any time when  $\overline{CE}$  is  $V_{IH}$ .

**Serial Read (2):** Memory data D2048 to D2111 in the sector of address SA is sequentially read. Output data is not valid after the number of the SC pulse exceeds 64. The mode turns back to the standby mode at any time when  $\overline{\text{CE}}$  is  $V_{\text{IH}}$ .

#### **Automatic Erase**

**Single Sector Erase:** Memory data D0 to D2111 in the sector of address SA is erased automatically by internal control circuits. After the sector erase starts, the erasure completion can be checked through the RDY/Busy signal and status data polling. All the bits in the sector are "1" after the erase. The sector valid data stored in a part of memory data D2048 to D2111 must be read and kept outside of the sector before the sector erase.


#### **Automatic Program**

**Program (1):** Program data PD0 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. When CA is input, program data PD (m) to PD (m + j) is programmed from CA into the sector of address SA automatically by internal control circuits. By using program (1), data can additionally be programed 15 times for each sector before the following erase. When the column is programmed, the data of the column must be [FF]. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector valid data should be included in the program data PD2048 to PD2111.

**Program** (2): Program data PD0 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector must be erased before programming. The sector valid data should be included in the program data PD2048 to PD2111.

**Program (3):** Program data PD2048 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. By using program (3), data can additionally be programed 15 times for each sector befor the following erase. When the column is programmed, the data of the column must be [FF]. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed.

**Program (4):** Program data PD0 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. When CA is input, program data PD (m) to PD (m + j) is programmed from CA into the sector of address SA automatically by internal control circuits. By using program (4), data can be rewritten for each sector before the following erase. So the column data before programming operation are either "1" or "0". In this mode, E/W number of times must be counted whenever program (4) execute. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. The sector valid data should be included in the program data PD2048 to PD2111.



#### Status Register Read

The status returns to the status register read mode from standby mode, when  $\overline{CE}$  and  $\overline{OE}$  is  $V_{IL}$ . In the status register read mode, I/O pins output the same operation status as in the status data polling defined in the function description.

#### **Identifier Read**

The manufacturer and device identifier code can be read in the identifier read mode. The manufacturer and device identifier code is selected with  $\overline{\text{CDE}} \, V_{IL}$  and  $V_{IH}$ , respectively.

#### **Data Recovery Read**


When the programming was an error, the program data can be read by using data recovery read. When an additional programming was an error, the data compounded of the program data and the origin data in the sector address SA can be read. Output data are not valid after the number of SA pulse exceeds 2112. The mode turns back to the standby mode at any time when  $\overline{CE}$  is  $V_{IH}$ . The read data are invalid when addresses are latched at a rising edge of  $\overline{WE}$  pulse after the data recovery read command is written.

#### **Data Recovery Write**


When the programming into a sector of address SA was an error, the program data can be rewritten automatically by internal control circuit into the other selected sector of address SA'. Since the data recovery write mode is internally Program (4) mode, rewritten sector of address SA' needs no sector erase before rewrite. After the data recovery write mode starts, the program completion can be checked through the RDY/Busy signal and the status data polling.

### Command/Address/Data Input Sequence


#### Serial Read (1) (With CA before SC)




### Serial Read (1) (With CA after SC)




### Serial Read (1) (Without CA), (2)




### **Single Sector Erase**




### Program (1), (4) (With CA before SC)




### Program (1), (4) (With CA after SC)




#### Program (1), (4) (Without CA)




### Program (2)




### Program (3)




#### **ID Read Mode**




### **Data Recovery Read Mode**



### **Data Recovery Write Mode**



#### **Status Transition**



Notes: 1. (01H)/(12H) Data recovery read/write can be used only for Program (1), (2), (3), (4) errors.

- 2. When reset is done by  $\overline{\text{CE}}$  or FFH, error status flag is cleared.
- 3. When Program (3) mode, input data is PD2048 to PD2111.

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Notes
V <sub>cc</sub> voltage	V <sub>cc</sub>	-0.6 to +4.6	V	1
V <sub>ss</sub> voltage	V <sub>ss</sub>	0	V	
All input and output voltages	Vin, Vout	-0.6 to +4.6	V	1, 2
Operating temperature range	Topr	0 to +70	°C	
Storage temperature range	Tstg	-65 to +125	°C	3
Storage temperature under bias	Tbias	-10 to +80	°C	

Notes: 1. Relative to V<sub>ss</sub>.

- 2. Vin, Vout = -2.0 V for pulse width  $\leq 20$  ns.
- 3. Device storage temperature range before programming.

## **Capacitance** (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin	_	_	6	рF	Vin = 0 V
Output capacitance	Cout	_	_	12	pF	Vout = 0 V

### **DC Characteristics** ( $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Ta} = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	I <sub>LO</sub>	_	_	2	μΑ	Vout = $V_{SS}$ to $V_{CC}$
Standby V <sub>cc</sub> current	I <sub>SB1</sub>	_	0.3	1	mΑ	CE = V <sub>IH</sub>
	I <sub>SB2</sub>		30	50	μA	$\overline{CE} = V_{CC} \pm 0.2 \text{ V},$ $\overline{RES} = V_{CC} \pm 0.2 \text{ V}$
Deep standby V <sub>cc</sub> current	I <sub>SB3</sub>	_	1	20	μA	$\overline{\text{RES}} = V_{SS} \pm 0.2 \text{ V}$
Operating V <sub>cc</sub> current	I <sub>CC1</sub>	_	2	20	mA	lout = $0 \text{ mA}$ , $f = 0.2 \text{ MHz}$
	I <sub>CC2</sub>	_	10	20	mA	lout = 0 mA, f = 20 MHz
Operating V <sub>cc</sub> current (Program)	I <sub>CC3</sub>	_	20	40	mΑ	In programming
Operating V <sub>cc</sub> current (Erase)	I <sub>CC4</sub>	_	20	40	mA	In erase
Input voltage	V <sub>IL</sub>	-0.3*1,2		0.8	V	
	V <sub>IH</sub>	2.0	_	$V_{CC} + 0.3^{*3}$	V	
Input voltage (RES pin)	$V_{ILR}$	-0.2	_	0.2	V	
	V <sub>IHR</sub>	V <sub>CC</sub> - 0.2		V <sub>cc</sub> + 0.2	V	
Output voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2 mA
	V <sub>OH</sub>	2.4		_	V	I <sub>OH</sub> = -2 mA

Notes: 1.  $V_{IL}$  min = -1.0 V for pulse width  $\leq$  50 ns in the read operation.  $V_{IL}$  min = -2.0 V for pulse width  $\leq$  20 ns in the read operation.

- 2.  $V_{IL}$  min = -0.6 V for pulse width  $\leq$  20 ns in the erase/data programming operation.
- 3.  $V_{IH}$  max =  $V_{CC}$  + 1.5 V for pulse width  $\leq$  20 ns. If  $V_{IH}$  is over the specified maximum value, the operations are not guaranteed.

### **AC Characteristics** ( $V_{CC} = 2.7 \text{ V}$ to 3.6 V, Ta = 0 to $+70^{\circ}\text{C}$ )

#### **Test Conditions**

• Input pulse levels: 0.4 V/2.4 V

• Input pulse levels for  $\overline{RES}$ : 0.2 V/V<sub>CC</sub> – 0.2 V

• Input rise and fall time:  $\leq 5$  ns

• Output load: 1 TTL gate + 100 pF (Including scope and jig.)

Reference levels for measuring timing: 0.8 V, 1.8 V

### Power on and off, Serial Read Mode

Write cycle time         t <sub>cocc</sub> 120         —         ns           Serial clock cycle time         t <sub>cos</sub> 50         —         —         ns           Œ setup time         t <sub>cos</sub> 0         —         —         ns           Œ hold time         t <sub>cos</sub> 0         —         —         ns           Write pulse high time         t <sub>tipe</sub> 60         —         —         ns           Address setup time         t <sub>tipe</sub> 50         —         —         ns           Address hold time         t <sub>tipe</sub> 10         —         —         ns           Address hold time         t <sub>tipe</sub> 10         —         —         ns           Data setup time         t <sub>tipe</sub> 50         —         —         ns           Data setup time         t <sub>tipe</sub> 50         —         —         ns           Data setup time time tor SC         t <sub>tipe</sub> 0         —         —         ns           DE setup time before read         t <sub>tipe</sub> 100         —         —         ns           DE setup time before read         t <sub>tipe</sub> 10         —         —         ns	Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Notes
CE setup time         t <sub>CEB</sub> 0         —         ns           CE hold time         t <sub>CEH</sub> 0         —         ns           Write pulse time         t <sub>WP</sub> 60         —         —         ns           Write pulse high time         t <sub>WP</sub> 60         —         —         ns           Address setup time         t <sub>AS</sub> 50         —         —         ns           Address hold time         t <sub>AH</sub> 10         —         —         ns           Data setup time         t <sub>OS</sub> 50         —         —         ns           Data hold time         t <sub>OH</sub> 10         —         —         ns           SC to output delay         t <sub>SMC</sub> —         —         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>H</sub> OE setup time for SC         t <sub>OES</sub> 0         —         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>H</sub> OE setup time before read         t <sub>OER</sub> 100         —         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>H</sub> OE setup time before read         t <sub>OER</sub> 10         —         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>H</sub> OE setup time before read         t <sub>OER</sub> 10	Write cycle time	t <sub>cwc</sub>	120	_	_	ns		
CE hold time         t <sub>CEH</sub> 0         -         ns           Write pulse time         t <sub>wp</sub> 60         -         ns         CE = V <sub>IL</sub> , OE = V <sub>IH</sub> Write pulse high time         t <sub>wp</sub> 60         -         ns         CE = V <sub>IL</sub> , OE = V <sub>IH</sub> Write pulse high time         t <sub>wp</sub> 60         -         ns            Address setup time         t <sub>wp</sub> 50         -         ns            Address hold time         t <sub>wp</sub> 10         -         ns            Data setup time         t <sub>wp</sub> 50         -         ns            Data setup time         t <sub>wp</sub> 50         -         ns            SC to output delay         t <sub>sec</sub> -         -         ns	Serial clock cycle time	t <sub>scc</sub>	50	_	_	ns		
Write pulse time         t <sub>vp</sub> 60         —         ns         CE = V <sub>IL</sub> , OE = V <sub>PH</sub> Write pulse high time         t <sub>vpH</sub> 40         —         ns           Address setup time         t <sub>AS</sub> 50         —         ns           Address hold time         t <sub>AH</sub> 10         —         ns           Data setup time         t <sub>OB</sub> 50         —         —           Data hold time         t <sub>OH</sub> 10         —         ns           SC to output delay         t <sub>SAC</sub> —         —         ns           SC to output low-Z         t <sub>OES</sub> 0         —         —         ns           OE setup time for SC         t <sub>OES</sub> 0         —         —         ns           OE setup time before read         t <sub>OEN</sub> 100         —         —         ns           OE setup time before read toto utput float         t <sub>OEN</sub> 0         —         —         ns           SC to output hold         t <sub>SH</sub> 15         —         —         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>H</sub> DE high to output float         t <sub>DF</sub> —         —         40         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>H</sub> <td>CE setup time</td> <td>t<sub>CES</sub></td> <td>0</td> <td>_</td> <td>_</td> <td>ns</td> <td>"-</td> <td></td>	CE setup time	t <sub>CES</sub>	0	_	_	ns	"-	
Write pulse high time         t <sub>WPH</sub> 40         —         ns           Address setup time         t <sub>AS</sub> 50         —         ns           Address hold time         t <sub>AH</sub> 10         —         ns           Data setup time         t <sub>OS</sub> 50         —         ns           Data setup time         t <sub>OE</sub> 50         —         ns           Data setup time         t <sub>OE</sub> 0         —         ns           SC to output delay         t <sub>SAC</sub> —         —         50         ns           OE setup time for SC         t <sub>OES</sub> 0         —         —         ns           OE setup time before read         t <sub>OER</sub> 100         —         —         ns           OE setup time before read         t <sub>OER</sub> 100         —         —         ns           OE setup time before read         t <sub>OER</sub> 0         —         —         ns           OE setup time before read         t <sub>OER</sub> 0         —         —         ns           SC to output hold         t <sub>SH</sub> 15         —         —         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>IH</sub> WE to SC delay time toward	CE hold time	t <sub>CEH</sub>	0	_	_	ns		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Write pulse time	t <sub>WP</sub>	60	_	_	ns	$\overline{CE} = V_{IL},  \overline{OE} = V_{IH}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Write pulse high time	t <sub>WPH</sub>	40	_	_	ns	"	
Data setup time         t <sub>DS</sub> 50         —         ns           Data hold time         t <sub>DH</sub> 10         —         ns           SC to output delay         t <sub>SAC</sub> —         —         50         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>IH</sub> OE setup time for SC         t <sub>OES</sub> 0         —         —         ns           OE low to output low-Z         t <sub>OELL</sub> 0         —         40         ns           OE setup time before read vrite         t <sub>OEWS</sub> 0         —         —         ns           OE setup time before command write         t <sub>OEWS</sub> 0         —         —         ns           SC to output float         t <sub>SH</sub> 15         —         —         ns         CE = OE = V <sub>IL</sub> , WE = V <sub>IH</sub> 1           WE to SC delay time         t <sub>WSD</sub> 50         —         —         µs         2           RES to CE setup time         t <sub>RSD</sub> 0.3         —         ms         S         2           SC pulse width         t <sub>SSD</sub> 20         —         ns         S         S         D         —         ns           SC pulse low time         t <sub>SCL</sub> 20         — <td>Address setup time</td> <td>t<sub>AS</sub></td> <td>50</td> <td>_</td> <td>_</td> <td>ns</td> <td>"</td> <td></td>	Address setup time	t <sub>AS</sub>	50	_	_	ns	"	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Address hold time	t <sub>AH</sub>	10	_	_	ns		
SC to output delay $t_{SAC}$ — — 50 ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{OE}$ setup time for SC $t_{OES}$ 0 — — ns $\overline{OE}$ low to output low-Z $t_{OEL}$ 0 — 40 ns $\overline{OE}$ setup time before read $t_{OEN}$ 0 — — ns $\overline{OE}$ setup time before read $t_{OEN}$ 0 — — ns $\overline{OE}$ setup time before $t_{OENS}$ 0 — — ns $\overline{OE}$ setup time before $t_{OENS}$ 0 — — ns $\overline{OE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{OE}$ high to output float $t_{DF}$ — — 40 ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ 1 $\overline{WE}$ to SC delay time $t_{WSD}$ 50 — — $\mu_S$ 2 $\overline{OE}$ setup time $t_{RP}$ 0.3 — $\overline{OE}$ ns $\overline{OE} = \overline{OE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ 1 $\overline{OE}$ setup time $t_{SOH}$ 50 — — ns $\overline{OE}$ setup time $t_{SOH}$ 50 — — ns $\overline{OE}$ setup time $t_{SOH}$ 50 — — ns $\overline{OE}$ setup time for $\overline{OE}$ $t_{SCS}$ 0 — — ns $\overline{OE}$ setup time for $\overline{OE}$ $t_{SCS}$ 0 — — ns $\overline{OE}$ setup time for $\overline{OE}$ $t_{COS}$ 0 — — ns $\overline{OE}$ setup time for $\overline{OE}$ $t_{COS}$ 0 — — ns $\overline{OE}$ setup time for $\overline{OE}$ $t_{COS}$ 0 — — ns $\overline{OE}$ setup time for $\overline{OE}$ $t_{COS}$ 0 — — ns $\overline{OE}$ $\overline{OE}$ hold time $t_{VRS}$ 1 — — $\mu_S$ $\overline{OE}$	Data setup time	t <sub>DS</sub>	50	_	_	ns		
$ \begin{array}{ c c c c c c c c } \hline OE & \text{setup time for SC} & t_{\text{OES}} & 0 & - & - & \text{ns} \\ \hline OE & \text{low to output low-Z} & t_{\text{OEL}} & 0 & - & 40 & \text{ns} \\ \hline OE & \text{setup time before read} & t_{\text{OEN}} & 100 & - & - & \text{ns} \\ \hline OE & \text{setup time before read} & t_{\text{OENS}} & 0 & - & - & \text{ns} \\ \hline OE & \text{setup time before read} & t_{\text{OENS}} & 0 & - & - & \text{ns} \\ \hline OE & \text{setup time before} & t_{\text{OENS}} & 0 & - & - & \text{ns} \\ \hline CE & \text{soutput hold} & t_{\text{SH}} & 15 & - & - & \text{ns} & \overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{JH}} \\ \hline OE & \text{high to output float} & t_{\text{DF}} & - & - & 40 & \text{ns} & \overline{\text{CE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{JH}} & 1 \\ \hline WE & \text{to SC delay time} & t_{\text{WSD}} & 50 & - & - & \mu s & 2 \\ \hline RES & \text{to CE} & \text{setup time} & t_{\text{RP}} & 0.3 & - & - & \text{ms} \\ \hline SC & \text{to OE} & \text{hold time} & t_{\text{SOH}} & 50 & - & - & \text{ns} \\ \hline SC & \text{pulse width} & t_{\text{SP}} & 20 & - & - & \text{ns} \\ \hline SC & \text{pulse low time} & t_{\text{SPL}} & 20 & - & - & \text{ns} \\ \hline SC & \text{setup time for \overline{CE}} & t_{\text{SCS}} & 0 & - & - & \text{ns} \\ \hline CDE & \text{setup time for \overline{WE}} & t_{\text{CDS}} & 0 & - & - & \text{ns} \\ \hline CDE & \text{setup time for \overline{WE}} & t_{\text{CDH}} & 20 & - & - & \text{ns} \\ \hline CDE & \text{hold time} & \text{for \overline{WE}} & t_{\text{CDH}} & 20 & - & - & \text{ns} \\ \hline CE & \text{setup time for \overline{RES}} & t_{\text{VRS}} & 1 & - & - & \mu s & \overline{\text{CE}} = V_{\text{JH}} \\ \hline CE & \text{setup time for RES} & t_{\text{CESR}} & 1 & - & - & \mu s & \overline{\text{CE}} = V_{\text{JH}} \\ \hline CE & \text{setup time for RES} & t_{\text{CESR}} & 1 & - & - & \mu s & \overline{\text{CE}} = V_{\text{JH}} \\ \hline CE & \text{setup time for RES} & t_{\text{CESR}} & 1 & - & - & \mu s & \overline{\text{CE}} = V_{\text{JH}} \\ \hline CE & \text{pulse high time} & t_{\text{CPH}} & 200 & - & - & \text{ns} \\ \hline CE & \text{pulse high time} & t_{\text{CPH}} & 200 & - & - & \text{ns} \\ \hline CE & \text{pulse high time for RES} & t_{\text{CMS}} & 0 & - & - & \text{ns} \\ \hline CE, \overline{\text{WE}} & \text{setup time for RES} & t_{\text{CMS}} & 0 & - & - & \text{ns} \\ \hline CE, \overline{\text{WE}} & \text{setup time for RES} & t_{\text{CMS}} & 0 & - & - & \text{ns} \\ \hline CE, \overline{\text{WE}} & \text{setup time for RES} & t_{\text{CMS}} & 0 & - & - & - & \text{ns} \\ \hline CE, \overline{\text{CMS}} & 0 & - & - & - &$	Data hold time	t <sub>DH</sub>	10	_	_	ns	"	
	SC to output delay	t <sub>sac</sub>	_	_	50	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	
	OE setup time for SC	t <sub>OES</sub>	0	_	_	ns		
$ \begin{array}{ c c c c c c } \hline OE & \text{setup time before} & t_{\text{OEWS}} & 0 &$	OE low to output low-Z	t <sub>OEL</sub>	0	_	40	ns		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OE setup time before read	t <sub>OER</sub>	100	_	_	ns		
	•	t <sub>OEWS</sub>	0	_	_	ns		
$\begin{array}{ c c c c c c c }\hline WE to SC delay time & t_{WSD} & 50 & & \mu s & 2\\\hline\hline RES to $\overline{CE}$ setup time & t_{RP} & 0.3 & & ms\\\hline SC to $\overline{OE}$ hold time & t_{SOH} & 50 & & ns\\\hline SC pulse width & t_{SP} & 20 & & ns\\\hline SC pulse low time & t_{SPL} & 20 & & ns\\\hline SC setup time for $\overline{CE}$ & t_{SCS} & 0 & & ns\\\hline\hline $\overline{CDE}$ setup time for $\overline{WE}$ & t_{CDS} & 0 & & ns\\\hline\hline $\overline{CDE}$ bold time for $\overline{WE}$ & t_{CDH} & 20 & & ns\\\hline\hline $\overline{CDE}$ hold time for $\overline{RES}$ & t_{VRS} & 1 & & \mu s & $\overline{CE}$ = $V_{IH}$\\\hline\hline $\overline{RES}$ to $V_{CC}$ hold time & t_{VRH} & 1 & & \mu s & $\overline{CE}$ = $V_{IH}$\\\hline\hline $\overline{CE}$ setup time for $\overline{RES}$ & t_{CESR} & 1 & & \mu s\\\hline\hline $RDY/Busy$ undefined for $V_{CC}$ & t_{DFP} & 0 & & ns\\\hline\hline $\overline{CE}$ pulse high time & t_{CPH} & 200 & & ns\\\hline\hline $\overline{CE}$ pulse high time & t_{CPH} & 200 & & ns\\\hline\hline $\overline{CE}$ we setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ pulse high time & t_{CPH} & 200 & & ns\\\hline\hline $\overline{CE}$ we setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ we setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ we setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ we setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{RES}$ & t_{CWRS} & 0 & & ns\\\hline\hline $\overline{CE}$ yus setup time for $\overline{CE}$ & t_{CWRS} & 0 & -$	SC to output hold	t <sub>sh</sub>	15	_	_	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OE high to output float	t <sub>DF</sub>	_	_	40	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	WE to SC delay time	t <sub>WSD</sub>	50	_	_	μs		2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	RES to CE setup time	t <sub>RP</sub>	0.3	_	_	ms		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SC to OE hold time	t <sub>soh</sub>	50	_	_	ns	"-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SC pulse width	t <sub>SP</sub>	20	_	_	ns		
	SC pulse low time	t <sub>SPL</sub>	20	_	_	ns		
	SC setup time for CE	t <sub>scs</sub>	0	_	_	ns	"-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CDE setup time for WE	t <sub>CDS</sub>	0	_	_	ns		
	CDE hold time for WE	t <sub>CDH</sub>	20	_	_	ns		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>cc</sub> setup time for RES	t <sub>VRS</sub>	1	_	_	μs	CE = V <sub>IH</sub>	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	RES to V <sub>cc</sub> hold time	t <sub>VRH</sub>	1	_	_	μs	CE = V <sub>IH</sub>	
	CE setup time for RES	t <sub>CESR</sub>	1	_	_	μs		
		t <sub>DFP</sub>	0	_	_	ns		
$\overline{\text{CE}}$ pulse high time $t_{\text{CPH}}$ 200 — ns $\overline{\text{CE}}$ , $\overline{\text{WE}}$ setup time for $\overline{\text{RES}}$ $t_{\text{CWRS}}$ 0 — ns	RES high to device ready	t <sub>BSY</sub>	_	_	0.3	ms		
	CE pulse high time		200	_	_	ns		
$\overline{\text{RES}}$ to $\overline{\text{CE}}, \overline{\text{WE}}$ hold time $t_{\text{CWRH}}$ 0 — ns	$\overline{\text{CE}}$ , $\overline{\text{WE}}$ setup time for $\overline{\text{RES}}$	t <sub>cwrs</sub>	0	_	_	ns		
	RES to CE, WE hold time	t <sub>cwr</sub>	0	_	_	ns		

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Notes
SC setup for WE	t <sub>sw</sub>	50	_	_	ns		
CE hold time for OE	t <sub>coh</sub>	0	_	_	ns		
SA (2) to CA (2) delay time	t <sub>SCD</sub>	_	_	30	μs		
RDY/Busy setup for SC	t <sub>RS</sub>	200	_	_	ns		
Time to device busy	t <sub>DB</sub>	_	_	150	ns		
Busy time on read mode	t <sub>RBSY</sub>	_	45	_	μs		

Notes: 1.  $t_{DF}$  is a time after which the I/O pins become open.

<sup>2.</sup>  $t_{\text{WSD}}$  (min) is specified as a reference point only for SC, if  $t_{\text{WSD}}$  is greater than the specified  $t_{\text{WSD}}$  (min) limit, then access time is controlled exclusively by  $t_{\text{SAC}}$ .

### **Program, Erase and Erase Verify**


Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Write cycle time	t <sub>cwc</sub>	120	_	_	ns		
Serial clock cycle time	t <sub>scc</sub>	50	_	_	ns		
CE setup time	t <sub>CES</sub>	0		_	ns		
CE hold time	t <sub>CEH</sub>	0	_	_	ns		
Write pulse time	t <sub>wP</sub>	60	_	_	ns		
Write pulse high time	t <sub>wph</sub>	40	_	_	ns		
Address setup time	t <sub>AS</sub>	50	_	_	ns		
Address hold time	t <sub>AH</sub>	10	_	_	ns		
Data setup time	t <sub>DS</sub>	50		_	ns		
Data hold time	t <sub>DH</sub>	10	_	_	ns		
OE setup time before command write	t <sub>OEWS</sub>	0	_	_	ns		
OE setup time before status polling	t <sub>OEPS</sub>	40	_	_	ns		
OE setup time before read	t <sub>OER</sub>	100	_	_	ns		
Time to device busy	t <sub>DB</sub>	_		150	ns		
Auto erase time	t <sub>ASE</sub>	_	1.0	10.0	ms		
Auto program time Program(1), (3)	t <sub>ASP</sub>	_	1.5	20.0	ms		
Program(2)	t <sub>ASP</sub>	_	1.0	20.0	ms		
Program(4), Data recovery write	t <sub>ASP</sub>	_	2.0	30.0	ms		
WE to SC delay time	t <sub>wsD</sub>	50	_	_	μs		
CE pulse high time	t <sub>CPH</sub>	200		_	ns		
SC pulse width	t <sub>SP</sub>	20	_	_	ns		
SC pulse low time	t <sub>SPL</sub>	20	_	_	ns		
Data setup time for SC	t <sub>SDS</sub>	0		_	ns		
Data hold time for SC	t <sub>SDH</sub>	30	_	_	ns	CDE = V <sub>IL</sub>	
SC setup for WE	t <sub>sw</sub>	50	_	_	ns		
SC setup for CE	t <sub>scs</sub>	0	_	_	ns		
SC hold time for WE	t <sub>schw</sub>	20	_		ns		

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
CE to output delay	t <sub>CE</sub>	_	_	120	ns		
OE to output delay	t <sub>oe</sub>		_	60	ns		
OE high to output float	t <sub>DF</sub>	_	_	40	ns		1
RES to CE setup time	t <sub>RP</sub>	0.3	_	_	ms		
CDE setup time for WE	t <sub>CDS</sub>	0	_	_	ns		
CDE hold time for WE	t <sub>CDH</sub>	20	_	_	ns		
CDE setup time for SC	t <sub>CDSS</sub>	1.5	_	_	μs		
CDE hold time for SC	t <sub>CDSH</sub>	30	_	_	ns		
Next cycle ready time	t <sub>RDY</sub>	0	_	_	ns		
CDE to OE hold time	t <sub>CDOH</sub>	50	_	_	ns		
CDE to output delay	t <sub>CDAC</sub>	_	_	50	ns		
CDE to output invalid	t <sub>CDF</sub>	_	_	100	ns		
CE hold time for OE	t <sub>COH</sub>	0	_	_	ns		
OE setup time for SC	t <sub>OES</sub>	0	_	_	ns		
OE low to output low-Z	t <sub>OEL</sub>	0	_	40	ns		
SC to output delay	t <sub>sac</sub>	_	_	50	ns		
SC to output hold	t <sub>SH</sub>	15	_	_	ns		
RDY/Busy setup for SC	t <sub>RS</sub>	200	_	_	ns		
Busy time on read mode	t <sub>RBSY</sub>	_	45	_	μs		

Note: 1.  $t_{DF}$  is a time after which the I/O pins become open.

### **Timing Waveforms**


### Power on and off Sequence



Notes: 1. RES must be kept at the V<sub>ILR</sub> level referred to DC characteristics at the rising and falling edges of V<sub>CC</sub> to guarantee data stored in the chip.


- RES must be kept at the V<sub>IHR</sub> level referred to DC characteristics while I/O7 outputs the V<sub>OL</sub> level in the status data polling and RDY/Busy outputs the V<sub>OL</sub> level.
- 3. Undefined

### Serial Read (1) (2) Timing Waveform




- Notes: 1. The status returns to the standby at the rising edge of  $\overline{\text{CE}}.$ 
  - 2. Output data is not valid after the number of the SC pulse exceeds 2112 and 64 in the serial read mode (1) and (2), respectively.
  - 3. After any commands are written, the status can return to the standby after the command FFH is input and  $\overline{\text{CE}}$  turns to the V<sub>IH</sub> level.

### Serial Read (1) with CA before SC Timing Waveform



- Notes: 1. The status returns to the Standby at the rising edge of  $\overline{\text{CE}}$ .
  - 2. Output data is not valid after the number of the SC pulse exceeds (2112-n). ( $i \le 2111$ -n,  $0 \le n \le 2111$ )
  - 3. Output data is not valid after the number of the SC pulse exceeds (2112-m). (j  $\leq$  2111-m, 0  $\leq$  m  $\leq$  2111)
  - After any commands are written, the status can return to the standby after the command FFH is input and \(\overline{CE}\) turns to the V<sub>IH</sub> level.
  - 5. This interval can be repeated (h-1) cycle.  $(1 \le h \le 2048 + 64)$


### Serial Read (1) with CA after SC Timing Waveform




Notes: 1. The status returns to the Standby at the rising edge of  $\overline{\text{CE}}$ .

- 2. Output data is not valid after the number of the SC pulse exceeds 2112.  $(0 \le k \le 2111)$
- 3. Output data is not valid after the number of the SC pulse exceeds (2112-m). (j ≤ 2111-m, 0 ≤ m ≤ 2111)
- 4. After any commands are written, the status can return to the standby after the command FFH is input and  $\overline{\text{CE}}$  turns to the V<sub>IH</sub> level.
- 5. This interval can be repeated h cycle.  $(1 \le h \le 2048 + 64)$


### Erase and Status Data Polling Timing Waveform (Sector Erase)




### Program (1) and Status Data Polling Timing Waveform




#### Program (1) with CA before SC and Status Data Polling Timing Waveform



### Program (1) with CA after SC and Status Data Polling Timing Waveform



### Program (2) and Status Data Polling Timing Waveform




- Notes: 1. The programming operation is not guranteed when the number of the SC pulse exceeds 2112.


  2. Any commands, including reset command FFH, cannot be input while RDY/Busy is V<sub>OL</sub>.

  - 3. The status returns to the standby status after RDY/Busy returns to High-Z.
  - 4. By using program (2), the programmed data of each sector must be erased before programming next data.


### Program (3) and Status Data Polling Timing Waveform




### Program (4) and Status Data Polling Timing Waveform




#### Program (4) with CA before SC and Status Data Polling Timing Waveform




### Program (4) with CA after SC and Status Data Polling Timing Waveform



### **ID** and Status Register Read Timing Waveform




### **Data Recovery Read Timing Waveform**



- Notes: 1. The status returns to the standby at the rising edge of  $\overline{CE}$ .
  - 2. Output data is not valid after the number of the SC pulse exceed 2112 in the recovery data read mode.
  - 3. After any commands are written, the status can turns to the standby after the command FFH is input and  $\overline{\text{CE}}$  turns to the V<sub>IH</sub> level.

### **Data Recovery Write Timing Waveform**



### **Function Description**

**Status Register:** The HN29V25611A outputs the operation status data as follows: I/O7 pin outputs a  $V_{OL}$  to indicate that the memory is in either erase or program operation. The level of I/O7 pin turns to a  $V_{OH}$  when the operation finishes. I/O5 and I/O4 pins output  $V_{OL}$ s to indicate that the erase and program operations complete in a finite time, respectively. If these pins output  $V_{OH}$ s, it indicates that these operations have timed out. If I/O6 pin outputs  $V_{OH}$ , it indicates a possibility that can be corrected by ECC, choose data correction by ECC or not by reading out the data. When these pins monitor, I/O7 pin must turn to a  $V_{OH}$ . To execute other erase and program operation, the status data must be cleared after a time out occurs. From I/O0 to I/O3 pins are reserved for future use. The pins output  $V_{OL}$ s and should be masked out during the status data read mode. The function of the status register is summarized in the following table.

I/O	Flag definition	Definition
I/O7	Ready/Busy	$V_{OH} = Ready, V_{OL} = Busy$
1/06	Program/Erase ECC check	When I/O7 outputs $V_{OH}$ , $V_{OH}$ = ECC available, $V_{OL}$ = ECC not available.
I/O5	Erase check	$V_{OH} = Fail, V_{OL} = Pass$
I/O4	Program check	$V_{OH} = Fail, V_{OL} = Pass$
I/O3	Reserved	Outputs a $\rm V_{\rm OL}$ and should be masked out during the status data poling mode.
I/O2	Reserved	-
I/O1	Reserved	
I/O0	Reserved	

### **ECC Applicability**

1/07	1/06	I/O5	1/04	System data correction by ECC
V <sub>OH</sub>	$V_{OH}$	$V_{OH}$	$V_{OL}$	Needed
V <sub>OH</sub>	V <sub>OL</sub>	V <sub>OH</sub>	V <sub>OL</sub>	Not needed. Sector replacement
V <sub>OH</sub>	$V_{OH}$	V <sub>OL</sub>	$V_{OH}$	Needed
V <sub>OH</sub>	V <sub>OL</sub>	V <sub>OL</sub>	V <sub>OH</sub>	Not needed. Sector replacement

This device needs to be corrected failure data by ECC on system or Spare sectors, by reading out again the failure sector data when program/erase error occures.

## **Requirement for System**

Program/Erase Endurance: 10<sup>5</sup> cycles

## **Specifications**

Item	Min	Тур	Max	Unit
Usable sectors (initially)	16,057	_	16,834	sector
Spare sectors	290	<del>_</del>		sector
ECC (Error Correction Code)	3	<u> </u>		bit/sector

#### **Unusable Sector**


Initially, the HN29V25611A includes unusable sectors. The unusable sectors must be distinguished from the usable sectors by the system as follows.

1. Check the partial invalid sectors in the devices on the system. The usable sectors were programmed the following data. Refer to the flowchart "Indication of unusable sectors".

#### **Initial Data of Usable Sectors**

Column address	0H to 81FH	820H	821H	822H	823H	824H	825H	826H to 83FH
Data	FFH	1CH	71H	C7H	1CH	71H	C7H	FFH

2. Do not erase and program to the partial invalid sectors by the system.




The Unusable Sector Indication Flow

#### Requirements for High System Reliability

The device may fail during a program, erase or read operation due to write or erase cycles. The following architecture will enable high system reliability if a failure occurs.

- 1. For an error in read operation: An ECC (Error Correction Code) or a similar function which can correct 3-bits per each sectors is required for data reliability. When error occurs, data must not be corrected by replacing to spare sector.
- 2. For errors in program or erase operations: The device may fail during a program or erase operation due to write or erase cycles. The status register indicates if the erase and program operation complete in a finite time. When an error occured in the sector, try to reprogram the data into another sector. Avoid further system access to the sector that error happens. Typically, recommended number of a spare sectors are 1.8% (290 sectors (min.)) of initial usable 16,057 sectors (min) by each device. For the reprogramming, do not use the data from the failed sectors, because the data from the failed sectors are not fixed. So the reprogram data must be the data reloaded from the external buffer, or use the Data recovery read mode or the Data recovery write mode (see the "Mode Description" and under figure "Spare Sectors Replacement Flow after Program Error"). To avoid consecutive sector failures, choose addresses of spare sectors as far as possible from the failed sectors. In this case, 10<sup>5</sup> cycles of program/erase endurance is guaranteed.



**Spare Sector Replacement Flow after Program Error** 

#### For Errors in program or erase operations


The device may fail during a program or erase operation. Failure mode can be confirmed by read out the status register after complete the erase and program operations. There are two failure modes specified by each codes:

1: Status register error flag:  $I/O6 = V_{OL}$ 

Replace sector under the "Spare Sectors Replacement Flow at Status Register I/O6 Read". Replacement must be applied to one sector(2k bytes) which contains failure bits.


2: Status register error flag:  $I/O6 = V_{OH}$ 

Escape the program data temporary under the "Replacement Flow at Status Register I/O6 Read". If failure data can be corrected by ECC, do not replace to spare sector. If failure data can not be corrected by ECC, replace to spare sector. Replacement must be applied to one sector(2k bytes) which contains failure bits.



Spare Sectors Replacement Flow at Status Register I/O6 Read

### Memory Structure



Bit: Minimum unit of data.


Byte: Input/output data unit in programming and reading. (1 byte = 8 bits)

Sector: Page unit in erase, programming and reading. (1 sector = 2,112 bytes = 16,896 bits)

Device: 1 device = 16,384 sectors.

### **Package Dimensions**

### HN29V25611ABP Series (TBP-72A)



#### Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# IITACHI

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

NorthAmerica http://semiconductor.hitachi.com/ Europe Asia http://www.hitachi-eu.com/hel/ecg http://sicapac.hitachi-asia.com http://www.hitachi.co.jp/Sicd/indx.htm Japan

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive San Jose.CA 95134

Hitachi Europe Ltd. Electronic Components Group Whitebrook Park Lower Cookham Road Tel: <1> (408) 433-1990 Maidenhead Tel: <65>-538-6533/538-8577 Fax: <1> (408) 433-0223 Berkshire SL6 8YA, United Kingdom Fax: <65>-538-6933/538-3877

Tel: <44> (1628) 585000 Fax: <44> (1628) 585200 Hitachi Europe GmbH

Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00 Singapore 049318

URL: http://www.hitachi.com.sg Hitachi Asia I td

(Taipei Branch Office) 4/F. No. 167, Tun Hwa North Road Hung-Kuo Building Taipei (105), Taiwan

Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP URL: http://www.hitachi.com.tw Group III (Electronic Components) 7/F., North Tower World Finance Centre Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong

Tel: <852>-(2)-735-9218 Fax: <852>-(2)-730-0281

Hitachi Asia (Hong Kong) Ltd.

URL: http://semiconductor.hitachi.com.hk

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan. Colophon 4.0