

Integrated Device Technology, Inc.

64K x 32 CMOS STATIC RAM MODULE

IDT7M4017

FEATURES:

- High-density 2 megabit CMOS static RAM module
- Fast access time
 - Military: 40ns (max.)
 - Commercial: 30ns (max.)
- Individual byte selects
- Upper and lower word write enables
- Available in 60-pin, 600 mil wide ceramic sidebrazed DIP
- Single 5V ($\pm 10\%$) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7M4017 is a (64K x 32) high-speed CMOS static RAM module constructed on a co-fired ceramic substrate using eight 32K x 8 static RAMs in leadless chip carriers. On-board decoders use A15 to select the upper or lower bank of RAMs. Four chip selects control individual byte selection. Extremely fast speeds can be achieved due to use of 256K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability CEMOS™ technology.


The IDT7M4017 is offered in a 60-pin, 600 mil center sidebrazed DIP which enables two megabits of memory to be placed in less than 1.9 square inches of board space.

The IDT7M4017 is available with fast access times over the commercial and military temperature ranges, with minimal power consumption. The circuit also offers a reduced power standby mode. When CS goes high, the circuit will automatically go to a substantially lower power mode.

All inputs and outputs of the IDT7M4017 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

All IDT military module semiconductor components are manufactured in compliance with MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


SEPTEMBER 1990

©1990 Integrated Device Technology, Inc.

8.38-1

DSC-70102
1

PIN CONFIGURATION⁽¹⁾



PIN NAMES

A ₀ -A ₁₅	Addresses
I/O ₀ -31	Data Inputs/Outputs
CS ₀	Chip Select for I/O ₀ -7
CS ₁	Chip Select for I/O ₈ -15
CS ₂	Chip Select for I/O ₁₆ -23
CS ₃	Chip Select for I/O ₂₄ -31
WE ₀	Write Enable for I/O ₀ -15
WE ₁	Write Enable for I/O ₁₆ -31
GND	Ground
Vcc	Power

2664 tbl 01

TRUTH TABLE

Mode	CS _x	WE _x	Output	Power
Standby	L	X	X	Standby
Read	L	H	DOUT	Active
Write	L	L	DIN	Active

2664 tbl 09

NOTE:

1. For module dimensions, please refer to module drawing M16 in the packaging section.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE:

2664 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	30	pF
CIN(A)	Input Capacitance (Address and Control)	VIN = 0V	100	pF
COUT	Output Capacitance	VOUT = 0V	12	pF

NOTE:

2664 tbl 10

- This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:

2664 tbl 03

- VIL (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55° C to +125° C	0V	5.0V ± 10%
Commercial	0° C to +70° C	0V	5.0V ± 10%

2664 tbl 04

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = 0°C to +70°C and -55°C to +125°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage (Address & Control)	VCC = Max. VIN = GND to VCC	—	20	µA
ILI	Input Leakage (Data)	VCC = Max. VIN = GND to VCC	—	10	µA
ILO	Output Leakage	VCC = Max. CS = VIH, VOUT = GND to VCC	—	10	µA
VOL	Output Low Voltage	VCC = Min., IOL = 8mA	—	0.4	V
VOH	Output High Voltage	VCC = Min., IOH = -4mA	2.4	—	V

2664 tbl 05

Symbol	Parameter	Test Conditions	Commercial Max.	Military Max.	Unit
ICC ⁽¹⁾	Dynamic Operating Current	VCC = Max; CS ≤ VIL; f = fMAX Output Open	750	790	mA
ISB	Standby Supply Current (TTL Level)	CS ≥ VIH, VCC = Max., Outputs Open	180	180	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ VCC - 0.2V VIN ≥ VCC - 0.2V or ≤ 0.2V	135	175	mA

NOTE:

2664 tbl 06

- For tAA = 30, 35ns versions, ICC = 900 mA.

8

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2664 tbl 07





Figure 1. Output Load



2664 drw 03

Figure 2. Output Load
(for tCLZ, tCHZ, tOW, tWIZ)

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = 0°C to +70°C and -55°C to +125°C)


Symbol	Parameter	7M4017S30		7M4017S35		7M4017S40		7M4017S45		7M4017S50		7M4017S60		7M4017S70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle																
tRC	Read Cycle Time	30	—	35	—	40	—	45	—	50	—	60	—	70	—	ns
tAA	Address Access Time	—	30	—	35	—	40	—	45	—	50	—	60	—	70	ns
tACS	Chip Select Access Time	—	30	—	35	—	40	—	45	—	50	—	60	—	70	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	5	—	5	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High Z	—	15	—	17	—	20	—	20	—	20	—	25	—	25	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	5	—	5	—	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	—	30	—	35	—	40	—	45	—	50	—	60	—	70	ns
Write Cycle																
tWC	Write Cycle Time	30	—	35	—	40	—	45	—	50	—	60	—	70	—	ns
tCW	Chip Select to End of Write	25	—	30	—	35	—	40	—	45	—	55	—	60	—	ns
tAW	Address Valid to End of Write	27	—	30	—	35	—	40	—	45	—	55	—	60	—	ns
tAS	Address Set-up Time	2	—	5	—	5	—	5	—	10	—	10	—	10	—	ns
tWP	Write Pulse Width	20	—	25	—	30	—	35	—	35	—	45	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns
tWIZ ⁽¹⁾	Write Enable to Output in High Z	—	12	—	13	—	15	—	20	—	20	—	25	—	30	ns
tDW	Data to Write Time Overlap	13	—	14	—	15	—	20	—	20	—	25	—	30	—	ns
tDH	Data Hold from Write Time	3	—	3	—	3	—	3	—	3	—	3	—	3	—	ns
tOW ⁽¹⁾	Output Active from End of Write	5	—	5	—	5	—	5	—	5	—	5	—	5	—	ns

NOTE:


1. This parameter is guaranteed by design, but not tested.

2664 tbl 08


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, CS = VIL.
3. Address valid prior to or coincident with CS transition low.
4. OE = VIL.
5. Transition is measured ±500mV from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF WRITE CYCLE NO. 2^(1, 6)



NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, outputs remain in a high impedance state.
6. \overline{OE} is continuously low ($OE = V_{IL}$).
7. $DATA_{OUT}$ is the same phase of write data of this write cycle.
8. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 500mV$ from steady state. This parameter is guaranteed by design, but not tested.

ORDERING INFORMATION



2864 drw 10