2M x 32 Bit Dynamic Random Access Memory Module


The MCM32(T)216 is a 64M dynamic random access memory (DRAM) module organized as 2,097,152 x 32 bits. The module is a 72–lead single sided single–in–line memory module (SIMM) consisting of four MCM518160A DRAMs housed in standard 400 mil packages mounted on a substrate along with two 0.22 μF (min) decoupling capacitors mounted adjacent to each DRAM. The MCM518160A is a CMOS high speed, dynamic random access memory organized as 1,048,576 sixteen–bit words and fabricated with CMOS silicon–gate process technology.

- · Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- · Hidden Refresh
- 1024 Cycle Refresh: 16 ms (Max)
- Consists of Four 1M x 16 DRAMs and Eight 0.22 µF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM32(T)216-60 = 60 ns (Max)
 MCM32(T)216-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM32(T)216-60 = 2.08 W (Max)
 MCM32(T)216-70 = 1.75 W (Max)
- Low Standby Power Dissipation: TTL Levels = 44 mW (Max)
 CMOS Levels = 22 mW (Max)
- Also Available In Low-Height, Thin TSOP Module (MCM32T216)

PIN ASSIGNMENTS

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	NC	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	NC	50	DQ24	62	DQ30
3	DQ16	15	A3	27	DQ23	39	VSS	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A 5	29	NC	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	v _{CC}	42	CAS3	54	DQ26	66	NC
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	Vcc	22	DQ5	34	RAS2	46	NC	58	DQ28	70	PD4
11	NC	23	DQ21	35	NC	47	Ŵ	59	VCC	71	NC
12	A0	24	DQ6	36	NC	48	NC	60	DQ29	72	V _{SS}

MCM32216 MCM32T216




PIN NAMES
A0 - A9 Address Inputs D00 - D031 Data Input/Output CAS0 - CAS3 Column Address Strobe PD1 - PD4 Presence Detect RAS0 - RAS3 Row Address Strobe W Read/Write Input VCC Power (+ 5 V) VSS Ground
NC No Connection

All power supply and ground pins must be connected for proper operation of the device.

10/95

BLOCK DIAGRAM



PRESENCE DETECT PIN OUT								
Pin Name	60 ns	70 ns						
PD1	NC	NC						
PD2	NC	NC						
PD3	NC	V _{SS} NC						
PD4	NC	NC						

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} . V _{out}	- 0.5 to V _{CC} + 0.5	٧
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	4.4	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{sta}	- 55 to + 125	^C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to Vos)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	V _{CC} + 0.5*	V
Logic Low Voltage, All Inputs	V _{IL}	- 0.5*		0.8	٧

^{*}V_{CC} + 2.0 V at pulse width ≤ 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS

Character!:	stic	Symbol	Min	Max	Unit	Notes
VCC Power Supply Current	MCM32(T)216-60, t _{RC} = 110 ns MCM32(T)216-70, t _{RC} = 130 ns	ICC1	_	374 314	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS =	ČÁŠ = V _{IH})	ICC2		8	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles	MCM32(T)216-60, t _{RC} = 110 ns MCM32(T)216-70, t _{RC} = 130 ns	ICC3	_	374 314	mA	1, 2, 3
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM32(T)216-60, tpC = 45 ns MCM32(T)216-70, tpC = 45 ns	CC4	_	184 164	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS =	CAS = V _{CC} - 0.2 V)	ICC5		4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM32(T)216–60, t_{RC} = 110 ns MCM32(T)216–70, t_{RC} = 130 ns	ICC6	_	374 314	mA	1
Input Leakage Current (VSS ≤ Vin ≤ VCC)		likg(l)	- 40	40	μА	
Output Leakage Current (CAS at Logic 1, VSS	≤ V _{out} ≤ V _{CC})	lkg(O)	- 20	20	μА	
Output High Voltage (IOH = - 5 mA)		Voн	2.4	_	٧	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Column Address can be changed once or less while RAS = VIL and CAS = VIH.
- 3. Assumes both banks not refreshed simultaneously.

^{**- 2.0} V at pulse width ≤ 20 ns.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characte	eristic	Symbol	Min	Max	Unit	Notes
Input Capacitance	A0 - A9 W RAS0 - RAS3 CAS0 - CAS3	C _{I1} C _{I2} C _{I3} C _{I4}		30 38 17 24	pF	1
I/O Capacitance	DQ0 - DQ31	Сра		24	pF	1

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation; $C = I \Delta U \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_{\Delta} = 0 \text{ to } 70^{\circ}\text{C}$. Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM32(T)216-60		MCM32(T)21670			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110	-	130	_	ns	5
Fast Page Mode Cycle Time	^t CELCEL	tPC	40	_	45	_	ns	
Access Time from RAS	†RELQV	tRAC		60		70	ns	6, 7
Access Time from CAS	†CELQV	†CAC		15	_	20	ns	6, 8
Access Time from Column Address	†AVQV	^t AA		30		35	ns	6, 9
Access Time from Precharge CAS	tCEHQV	[†] CPA		35	_	40	ns	6
CAS to Output in Low-Z	†CELQX	^t CLZ	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	[†] OFF	0	15	0	15	ns	10
Transition Time (Rise and Fall)	tΤ	tΤ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	40	_	50		ns	
RAS Pulse Width	^t RELREH	^t RAS	60	10 k	70	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	60	200 k	70	200 k	ns	
RAS Hold Time	[†] CELREH	trsh	15	_	20	_	ns	
ČAŠ Hold Time	[†] RELCEH	t _{CSH}	60	_	70	_	ns	
RAS Hold Time from CAS Precharge (Fast Page Mode)	¹ CEHREH	^t RHCP	35	_	40	_	ns	
ČĀŠ Pulse Width	[†] CELCEH	†CAS	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	45	20	50	ns	11
RAS to Column Address Delay Time	†RELAV	^t RAD	15	30	15	35	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	_	5	_	ns	
CAS Precharge Time	¹ CEHCEL	†CP	10	_	10	_	ns	

NOTES:


- (continued)
- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0 \text{ ns}$.
- 5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ AND WRITE CYCLES (Continued)


	Sym	ibol	MCM32(T)216-60		MCM32(T)216-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	†AVREL	†ASR	0	-	0	_	ns	
Row Address Hold Time	^t RELAX	^t RAH	10	_	10		ns	
Column Address Setup Time	tAVCEL	tASC	0		0		ns	
Column Address Hold Time	†CELAX	t _{CAH}	10	_	15	_	ns	
Column Address to RAS Lead Time	†AVREH	†RAL	30		35		ns	
Read Command Setup Time	twhcel	†RCS	0		0		ns	
Read Command Hold Time Referenced to CAS	[†] CEHWX	†RCH	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	[†] REHWX	IRRH	0		0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	†WCH	10		15	_	ns	
Write Command Pulse Width	tWLWH	twp	10		15	_	ns	
Write Command to RAS Lead Time	†WLREH	tRWL	15		20		ns	
Write Command to CAS Lead Time	[†] WLCEH	tCWL	15	-	20		ns	
Data In Setup Time	†DVCEL.	tDS	0		0	_	ns	14
Data In Hold Time	CELDX	[†] DH	10	-	15		ns	14
Refresh Period	IRVRV	†RFSH	_	16		16	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0		ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5		5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	[†] CHR	10	_	15	-	ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	5	_	5		ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	tCPT	20		30		ns	

NOTES:


- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write cycles.
- 15. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), th cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.
- 16. To avoid bus contention and potential damage to the module, RASO and RAST may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneously active low.




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W is "H" or "L")




CAS BEFORE RAS REFRESH CYCLE (W, A0 - A9 are "H" or "L")




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{\text{CAS}}$) and column address strobe ($\overline{\text{CAS}}$), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL}, t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write $\langle \overline{W} \rangle$ input level must be high $\langle V_{IH} \rangle$. tRCS (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. CAS controls read access time: CAS must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once $\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RCH} to precharge the internal device circuitry for the next active cycle. $\overline{\text{DQ}}$ is valid, but not latched, as long as the $\overline{\text{CAS}}$ clock is active. When the $\overline{\text{CAS}}$ clock transitions to inactive

tive, the output will switch to High-Z (three-state) toff after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active $(V_{|\underline{L}})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (tCAC) is typically half the regular $\overline{\text{RAS}}$ clock access time, tpAC. Page mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between VIH and VIL. The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum tcp, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpasp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM32(T)216 require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM32(T)216. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM32(T)216.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decodes. Three other methods of refresh, RAS—only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write 0s into all memory cells (normal write mode).
- 2. Select a column address, and read 0 out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a column address, and write 1 into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read 1s (normal read mode), which were written at step
- 5. Repeat steps one through four using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers -- MCM32216S60

MCM32216S70

MCM32216SG60 MCM32216SG70

MCM32T216SH60

MCM32T216SHG60

MCM32T216SH70

MCM32T216SHG70