

SANYO Semiconductors DATA SHEET



Monolithic Linear IC For JPN TV Multi Channel Television Sound Decoder

Overview

The LA72710V is a JPN MTS (Multi Channel Television Sound) Decoder.

Features

- With SIF circuit, alignment-free STEREO channel separation.
- Separation is fine-tuned by input level adjustment.
- Included filters are adjustment free.

Functions

- Stereo & Bilingual demodulate.
- Stereo & Bilingual detection.
- JUST CLOCK OUT.
- Built-in ALC.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage	V _{CC} max		9.6	V
Allowable power dissipation	Pd max	Ta ≤ 70°C *	610	mW
Operating temperature	Topr		-10 to +70	°C
Storage temperature	Tstg		-55 to +150	°C

* When mounted on a 114.3×76.1×1.6mm³ glass epoxy board.

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	unit
Recommended operating voltage	V _{CC}		9.0	V
Allowable operating voltage range	V _{CC} op		8.5 to 9.5	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 9.0V$

Parameter	Symbol	Conditions		Ratings		unit
i didineter	Cymbol		min	typ max		unit
Current dissipation	ICC	No signal, Inflow current at Pin 19	40	50	60	mA
Input level	V _S IN	fc = 4.5MHz	80	90	100	dBµ∖
MONO output level	V _O MN	fm = 1kHz, 100% Mod, Pre-Emphasis OFF	-7.5	-6	-4.5	dBV
MONO L/R level difference	$\Delta V_O MN$	fm = 1kHz, 100% Mod, Pre-Emphasis OFF	-1.5	0	1.5	dB
MONO distortion	THDM	fm = 1kHz, 100% Mod, Pre-Emphasis OFF		0.2	0.5	%
MONO frequency characteristics	fcM1	fm = 10kHz/1kHz, 100% Mod, 15kHz LPF Pre-Emphasis OFF	-18	-14		dB
MONO S/N	SNM	Non Mod, 15kHz LPF	50			dB
STEREO output level	V _O ST	fm = 1kHz, 100% Mod, Cue (Stereo), 15kHz LPF	-7.5	-6	-4.5	dB∨
STEREO distortion	THDS	fm = 1kHz, 100% Mod, Cue (Stereo), 15kHz LPF		0.7	1.5	%
STEREO S/N	SNS	Sub Carrier (Non Mod), Cue (Stereo), 15kHz LPF	45			dB
Main output level	V _O MA	fm = 1kHz, 100% Mod, Cue (Bilingual), 15kHz LPF	-7.5	-6	-4.5	dBV
Main distortion	THDMA	fm = 1kHz, 100% Mod, Cue (Bilingual), 15kHz LPF		0.3	1	%
Main S/N	SNMA	Sub Carrier (Non Mod), Cue (Bilingual), 15kHz LPF	50			dB
SUB output level	V _O SU	fm = 1kHz, 100% Mod, Cue (Bilingual), 15kHz LPF	-7.5	-6	-4.5	dB∖
SUB distortion	THDSU	fm = 1kHz, 100% Mod, Cue (Bilingual), 15kHz LPF		1	2	%
SUB frequency characteristics	fcSU	fm = 10kHz/1kHz, 60% Mod, Cue (Bilingual), 15kHz LPF, Pre-Emphasis OFF	-18	-14		dB
SUB Main S/N	SNSU	Sub Carrier (Non Mod), Cue (Bilingual), 15kHz LPF	45			dB
STEREO separation $L \rightarrow R$	SEPR	fm = 1kHz (L-only), 60% Mod, Cue (Stereo), 15kHz LPF	30	35		dB
STERO separation $R \rightarrow L$	SEPL	fm = 1kHz (R-only), 60% Mod, Cue (Stereo), 15kHz LPF	30	35		dB
Stay behind carrier level	CLSU	Main = 0%, Sub = 0% (Carrier) Cue (Bilingual)		-50	-40	dB∖
Stay behind carrier level	CLMA	Main = 0%, Sub = 0% (Carrier) Cue (Bilingual)		-55	-45	dB∖
Cross-talk MAIN \rightarrow SUB	CTSUB	Main: fm = 1kHz, 100% modulation, Cue (Bilingual), 15kHz LPF	35	45		dB
$Cross-talk\;SUB\toMAIN$	CTMA	Sub: fm = 1kHz, 100% modulation, Cue (Bilingual), 15kHz LPF	45	55		dB
MODE output MONO	MODMO	Input = Mono Signal	0.7	1	1.3	V
MODE output STEREO	MODST	Input = Stereo Signal	1.7	2	2.3	V
MODE output BILINGUAL	MODBI	Input = Bilingual Signal	2.7	3	3.3	V
Just Clock output High volt	JCH	f = 400Hz (mono), 40%Mod	4			V
Just Clock output Low volt	JCL	f = 400Hz (mono), 10%Mod			1	V
ALC level	V _O ALC	MONO 1kHz Mod 100%	-11	-9.5	-8	dB\
ALC Distortion	THDALC	MONO 1kHz Mod 100%		0.2	0.5	%


[Condition of input signal at pin 5] Deviation of SIF input MONO: (fm = 400Hz) $100\% \rightarrow 4.5$ MHz ± 25kHz Pre-Emphasis ON. [Output] L-ch : pin 14, R-ch : pin 13.

Package Dimensions

unit : mm 3315



Block Diagram and Sample Application Circuit



No.A0237-3/10

Pin Functions

Pin No.	Pin Name	Function	DC voltage AC level	Equivalent Circuit
1	AMDET	Reference terminal of AM detection.		
2 3 16	DCFIL1 DCFIL1 DCFIL1	Absorbing the DC offset of signal line by external capacity.	DC: 2.4V	
4	FMFIL	Filter terminal for making stable DC voltage of FM detection output in SIF part. Normally, use a condenser of 1μ F. Increase the capacity value with concerning frequency characteristics of low level.		
5	SIFIN	Input terminal for SIF. The input impedance is about $5k\Omega$. Be care for about pattern layout of the input circuit, because of causing buzz-beat and buzz by leaking noise signal into the input terminal. (The noise signal depending on sound is particularly video signal and chroma signal and so on. VIF carrier becomes noise signal.)		
6	GND			
7	JCKO	20dB amplifier output for JUST CLOCK.	DC: 3.8V	
8	CMPIN	Comparator input for JUST CLOCK.	DC: 3.8V	

Continued on next page

LA72710V

Continued	from preceding page.			
Pin No.	Pin Name	Function	DC voltage AC level	Equivalent Circuit
9	JCKRWO	Rectangle wave output for JUST CLOCK. (OPEN Collector)		
10	MUTE	MUTE control terminal. MUTE: 2.8V to		
11	SDA	Serial data input / output terminal. High: 3.5V to 5V Low: 0V to 1.5V	5V	
12	SCL	Serial clock input terminal High: 3.5V to 5V Low: 0V to 1.5V	5V	
13	RCH	Line Out (R) terminal.	DC: 3.8V AC: -6dBV	
14	LCH	Line Out (L) terminal.		
15	ALCDET	ALC detection terminal.		
17	REGFIL	Filter terminal of reference voltage source.	DC: 4.5V	

Continued on next page

Continued	from preceding page		_	
Pin No.	Pin Name	Function	DC voltage AC level	Equivalent Circuit
18	PCREG	Band gap source terminal block.	DC: 1.2V	
19	V _{CC}	Power supply terminal.	DC: 9V	
20	MODE	Detection output for M.T.S. signal. BILINGUAL: 3.0V STEREO: 2.0V MONO: 1.0V		3645 3645
21	FSCIN	Input terminal for FSC (3.58MHz).	AC: 200mVp-p	
22	PLLFIL	Loop filter terminal. Automatic adjusting for PLL.		
23	ST	PHASE COMPARATOR input (STEREO). This detection pin becomes High (6.6V or more) when ST signal is input.		
24	BIL	PHASE COMPARATOR input (BILINGAL). This detection pin becomes High (6.6V or more) when BIL signal is input.		

I²C BUS serial interface specification

(1) Data Transfer Manual

This IC adopts control method (I²C-BUS) with serial data, and controlled by two terminals which called SCL (serial clock) and SDA (serial data). At first, set up^{*1} the condition of starting data transfer, and after that, input 8 bit data to SDA terminal with synchronized SCL terminal clock. The order of transferring is first, MSB (the Most Scale of Bit), and save the order. The 9th bit takes ACK (Acknowledge) period, during SCL terminal takes 'H' this IC pull down the SDA terminal. After transferred the necessary data, two terminals lead to set up and of ^{*2} data transfer stop condition, thus the transfer comes to close.

*1 Defined by SCL rise down SDA during 'H' period.

*2 Defined by SCL rise up SDA during 'H' period.

(2) Transfer Data Format

After transfer start condition, transfers slave address (1000 000*B) to SDA terminal, control data, then, stop condition (See figure 1).

Slave address is made up of 7bits, 8th bit^{*3} shows the direction of transferring data, if it is 'L' takes write mode (As this IC side, this is input operation mode), and in case of 'H' reading mode (As this IC side, this is output operation mode). Data works with all of bit, transfer the stop condition before stop 8bit transfer, and to stop transfer, it will be canceled the transfer dates.

*3 It is called R/W bit.

Fig.1 DATA STRUCTURE "WRITE" mode

START Condition Slave Address R/WL AC	Control data	ACK	STOP condition
---------------------------------------	--------------	-----	----------------


Fig.2 DATA STRUCTURE "READ" mode

START condition	Slave Address	R/W <u>H</u> ACK	Internal Data *	ACK	STOP condition
* Output 8bits data as	s follows;				
bit8 is result of STI	ERO DET	(H:STEREC))		
bit7 is result of BII	LINGUAL DET	(H : BILING	UAL)		
bit6 to bit1 are fixe	d to 'L'				

(3) Initialize

This IC is initialized for circuit protection. Initial condition is "0 (All bits)."

Parameter	Symbol	min	max	unit
LOW level input voltage	VIL	-0.5	1.5	V
HIGH level input voltage	VIH	3.0	5.5	V
LOW level output current	IOL		3.0	mA
SCL clock frequency	^f SCL	0	100	kHz
Set-up time for a repeated START condition	^t SU:STA	4.7		μs
Hold time START condition. After this period, the first clock pulse is generated	^t HD:STA	4.0		μs
LOW period of the SCL clock	^t LOW	4.7		μs
Rise time of both SDA and SDL signals	^t R	0	1.0	μs
HIGH period of the SCL clock	tHIGH	4.0		μs
Fall time of both SDA and SDL signals	tF	0	1.0	μs
Data hold time	^t HD:DAT	0		μs
Data set-up time	^t SU:DAT	250		ns
Set-up time for STOP condition	^t SU:STO	4.0		μs
BUS free time between a STOP and START condition	^t BUF	4.7		μs



I²C Control Conditions

	Grp-1 (SLAVE ADDRESS 80H)										
	D8	D7	D6	D5	D4	D3	D2	D1	Condition		
Ī							0	0	Bilingual		
*							0	1	Main		
							1	0	Sub		
							1	1	(Prohibit)		
*						0			Normal		
						1			Forced MONO		
*					0				Normal (MUTE Off)		
Ĺ					1				MUTE		
*				0					ALC Off (Through)		
Ĺ				1					ALC On		
*			0						JUST CLOCK Off		
Ĺ			1						JUST CLOCK On		
*		0							SIF Mode		
		1							BASE BAND Mode		
*	0								Fix		
	1								Prohibit (TEST Mode)		

*:Initial condition

Read out data

D8	D7	D6	D5	D4	D3	D2	D1	Condition
		0	0	0	0	0	0	Fixed
	0							Normal
	1	1			1			Bilingual det
0								Normal
1								Stereo det

Mode Select (pin & I²C setting)

Broadcast	MUTE		l ² C s	etting			MATRIX OUT		READ M	ODE OUT	MODE OUT
signal	pin10	D4	D3	D2	D1	LCH (pin14)	RCH (pin13)	MODE	D8	D7	Pin20
Bilingual	L	0	0	0	0	MAIN	SUB	BOTH	L	н	3V
	L	0	0	0	1	MAIN	MAIN	MAIN	L	н	
	L	0	0	1	0	SUB	SUB	SUB	L	н	
	L	0	1	*	*	MAIN	MAIN	MONO	L	н	
	*	1	*	*	*	MUTE	MUTE	MUTE	L	н	
	н	*	*	*	*	MUTE	MUTE	MUTE	L	н	
STEREO	L	0	0	*	*	L	R	STEREO	н	L	2V
	L	0	1	*	*	L+R	L+R	MONO	н	L	
	*	1	*	*	*	MUTE	MUTE	MUTE	Н	L	
	Н	*	*	*	*	MUTE	MUTE	MUTE	н	L	
MONO	L	0	*	*	*	L+R	L+R	MONO	L	L	1V
	*	1	*	*	*	MUTE	MUTE	MUTE	L	L	
	Н	*	*	*	*	MUTE	MUTE	MUTE	L	L	


*: Don't care.

Serial Data Specification (I²C bus communication)

MSB							LSB
D8	D7	D6	D5	D4	D3	D2	D1
TEST	SIF or BASE BAND	JUST CLK	ALC	NORMAL OUT MUTE	Forced MONO	MULTIPLEX mode select	
<u>0:OFF</u> 1:ON	<u>0:SIF</u> 1:BASE BAND	0:OFF 1:ON	<u>0:OFF</u> 1:ON	<u>0:OFF</u> 1:ON	<u>0:OFF</u> 1:ON	00:BILINGUAL <u>01:MAIN</u> 10:SUB 11:Unusable	

Note: Underline shows default setting.

Test Circuits



- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2006. Specifications and information herein are subject to change without notice.