



MC14014B MC14021B

8-BIT STATIC SHIFT REGISTER

The MC14014B and MC14021B 8-bit static shift registers are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These shift registers find primary use in parallel-to-serial data conversion, synchronous and asynchronous parallel input, serial output data queueing; and other general purpose register applications requiring low power and/or high noise immunity.


- Synchronous Parallel Input/Serial Output (MC14014B)
- Asynchronous Parallel Input/Serial Output (MC14021B)
- Synchronous Serial Input/Serial Output
- Full Static Operation
- "Q" Outputs from Sixth, Seventh, and Eighth Stages
- Double Diode Input Protection
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- MC14014B Pin-for-Pin Replacement for CD4014B
- MC14021B Pin-for-Pin Replacement for CD4021B

MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient), per Pin	: 10	mA
P_D	Power Dissipation, per Package†	500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating Plastic "P" Package: -12mW/°C from 65°C to 85°C
Ceramic "L" Package: -12mW/°C from 100°C to 125°C

CMOS MSI (LOW-POWER COMPLEMENTARY MOS) 8-BIT STATIC SHIFT REGISTER



ORDERING INFORMATION

A Series: -55°C to +125°C
MC14XXXBAL (Ceramic Package Only)
C Series: -40°C to +85°C
MC14XXXBCP (Plastic Package)
MC14XXXBCL (Ceramic Package)

TRUTH TABLE SERIAL OPERATION:


t	CLOCK	D_n	P/S	Q6 t = n+6	Q7 t = n+7	Q8 t = n+8
0	0	0	0	0	?	?
n+1	1	0	0	1	0	?
n+2	0	0	0	0	1	0
n+3	1	0	0	1	0	1
	X	X	X	Q6	Q7	Q8

PARALLEL OPERATION:

CLOCK		D_n	P/S	P_n	Q_n
MC14014B	MC14021B				
0	0	X	1	0	0
1	X	X	1	1	1

*Q6, Q7, & Q8 are available externally
X = Don't Care

LOGIC DIAGRAM



MC14014B•MC14021B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0 V _{in} = 0 or V _{DD}	"0" Level V _{OL}	5.0	-	0.05	-	0	0.05	-	0.05	Vdc
		10	-	0.05	-	0	0.05	-	0.05	
		15	-	0.05	-	0	0.05	-	0.05	
	"1" Level V _{OH}	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc
		10	9.95	-	9.95	10	-	9.95	-	
		15	14.95	-	14.95	15	-	14.95	-	
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc) (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	"0" Level V _{IL}	5.0	-	1.5	-	2.25	1.5	-	1.5	Vdc
		10	-	3.0	-	4.50	3.0	-	3.0	
		15	-	4.0	-	6.75	4.0	-	4.0	
	"1" Level V _{IH}	5.0	3.5	-	3.5	2.75	-	3.5	-	Vdc
		10	7.0	-	7.0	5.50	-	7.0	-	
		15	11.0	-	11.0	8.25	-	11.0	-	
Output Drive Current (AL Device) Source (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) Sink (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	I _{OH}	5.0	-3.0	-	-2.4	-4.2	-	-1.7	-	mA _{dc}
		5.0	-0.64	-	-0.51	-0.88	-	-0.36	-	
		10	-1.6	-	-1.3	-2.25	-	-0.9	-	
	I _{OL}	5.0	0.64	-	0.51	0.88	-	0.36	-	mA _{dc}
		10	1.6	-	1.3	2.25	-	0.9	-	
		15	4.2	-	3.4	8.8	-	2.4	-	
Output Drive Current (CL/CP Device) Source (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) Sink (V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	I _{OH}	5.0	-2.5	-	-2.1	-4.2	-	-1.7	-	mA _{dc}
		5.0	-0.52	-	-0.44	-0.88	-	-0.36	-	
		10	-1.3	-	-1.1	-2.25	-	-0.9	-	
	I _{OL}	5.0	0.52	-	0.44	0.88	-	0.36	-	mA _{dc}
		10	1.3	-	1.1	2.25	-	0.9	-	
		15	3.6	-	3.0	8.8	-	2.4	-	
Input Current (AL Device)	I _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μA _{dc}
Input Current (CL/CP Device)	I _{in}	15	-	±0.3	-	±0.00001	±0.3	-	±1.0	μA _{dc}
Input Capacitance (V _{in} = 0)	C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	-	5.0	-	0.005	5.0	-	150	μA _{dc}
		10	-	10	-	0.010	10	-	300	
		15	-	20	-	0.015	20	-	600	
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	-	20	-	0.005	20	-	150	μA _{dc}
		10	-	40	-	0.010	40	-	300	
		15	-	80	-	0.015	80	-	600	
Total Supply Current**† f (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0 10 15	$I_T = (0.75 \mu A/kHz) f + I_{DD}$ $I_T = (1.50 \mu A/kHz) f + I_{DD}$ $I_T = (2.25 \mu A/kHz) f + I_{DD}$							μA _{dc}

*T_{low} = -55°C for AL Device, -40°C for CL/CP Device.
 †T_{high} = +125°C for AL Device, +85°C for CL/CP Device.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V_{1k}$$


#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.0015.

**The formulas given are for the typical characteristics only at 25°C.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.
 Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT



MC14014B•MC14021B

SWITCHING CHARACTERISTICS (C_L = 50 pF, T_A = 25°C)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ #	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{FHL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{FHL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{FHL} = (0.55 ns/pF) C _L + 9.5 ns	t _{TLH} , t _{FHL}	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time (Clock to Q, P/S to Q) t _{PHL} , t _{PLH} = (1.7 ns/pF) C _L + 315 ns t _{PHL} , t _{PLH} = (0.66 ns/pF) C _L + 137 ns t _{PHL} , t _{PLH} = (0.5 ns/pF) C _L + 90 ns	t _{PHL} , t _{PLH}	5.0 10 15	— — —	400 170 115	800 340 230	ns
Clock Pulse Width	t _{WH}	5.0 10 15	400 175 135	150 75 40	— — —	ns
Clock Frequency	f _{cl}	5.0 10 15	— — —	3.0 6.0 8.0	1.5 3.0 4.0	MHz
Parallel/Serial Control Pulse Width	t _{WH}	5.0 10 15	400 175 135	150 75 40	— — —	ns
Setup Time P/S to Clock	t _{su}	5.0 10 15	200 100 80	100 50 40	— — —	ns
Hold Time Clock to P/S	t _h	5.0 10 15	20 20 25	-2.5 -10 0	— — —	ns
Setup Time Data (Parallel or Serial) to Clock or P/S	t _{su}	5.0 10 15	350 80 60	150 50 30	— — —	ns
Hold Time Clock to D _s	t _h	5.0 10 15	45 35 35	0 0 5	— — —	ns
Hold Time Clock to P _n	t _h	5.0 10 15	50 45 45	25 20 20	— — —	ns
Input Clock Rise Time	t _{r(c)}	5.0 10 15	— — —	— — —	15 5 4	μs

*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

FIGURE 1 – OUTPUT SOURCE CURRENT TEST CIRCUIT





FIGURE 2 – OUTPUT SINK CURRENT TEST CIRCUIT



MC14014B•MC14021B

FIGURE 3 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




FIGURE 4 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

