

## Successive Approximation A/D Converter

8-Bit, 2.5Msps

The TRW TDC1001 analog-to-digital converter is a high-speed, 8-bit successive approximation device. This bipolar, monolithic converter offers significant advantages in size, cost, and performance, as well as high reliability and low-power consumption.

All digital interfaces are TTL compatible. A single +5VDC supply is required by the digital circuitry while -5VDC is required by the analog portion of the device. The analog and digital ground planes are internally isolated.

The TDC1001 consists of a comparator, reference buffer, 8-bit D/A converter, successive approximation register, output register, and control circuitry.


#### **Features**

- 8-Bit Resolution
- · Binary Output Coding
- TTL Compatible
- ±1/2 LSB Linearity
- Parallel Output Register
- 600mW Power Dissipation
- Available In An 18 Pin CERDIP Package

## **Applications**

- Microprocessor Systems
- Numerical Control Interface
- Data Acquisition Systems

## **Functional Block Diagram**



A



## **Pin Assignments**

VCC	1 [		18	CLK
V <sub>CC</sub> SC	2 (	þ	17	VEE
(MSB) D7	3			VIN
06	4 🕻	þ	15	AGND
D <sub>5</sub>	5 (			COMP
D₄	6 (	þ	13	REF
$D_3$	7 🗧	þ	12	BUSY
D <sub>3</sub>	8 (	)	11	D <sub>O</sub> (LSB)
D <sub>1</sub>	<b>9</b> (		10	DGND

18 Pin CERDIP - B8 Package

## **Functional Description**

#### **General Information**

The TDC1001 consists of six functional sections: comparator for the analog input, reference buffer, 8-bit D/A converter (DAC), successive approximation register (SAR), output register, and control circuitry. The SAR and comparator will sequentially compare the analog input to the DAC output. The conversion process requires nine clock cycles.

#### Power

The TDC1001 operates from separate analog and digital power supplies. Analog power (VEE) is -5.0VDC and digital power (VCC) is +5.0VDC. All power and ground pins must be connected.

Separate decoupling for each supply is recommended. The return for  $I_{EE}$ , the current drawn from the  $V_{EE}$  supply, is  $A_{GND}$ . The return for  $I_{CC}$ , the current drawn from the  $V_{CC}$  supply, is  $D_{GND}$ .

#### Reference

The TDC1001 accepts a nominal input reference voltage of -0.5VDC. The voltage should be supplied by a precision voltage reference, as the accuracy of this voltage will have a significant effect on the overall accuracy of the system. The reference voltage input pin should be bypassed to  $A_{\mbox{GND}}$  as close as possible to the device terminal.

#### Analog Input

The analog input range of the device is set by the reference voltage. This is nominally -0.5VDC with an absolute tolerance of  $\pm 0.1\text{VDC}$ . Since the device is a successive approximation type A/D converter, a sample-and-hold circuit may be required in some applications.

#### **Conversion Timing Description**

The timing sequence of the TDC1001 is typical of successive approximation converters. Nine clock cycles are required for each conversion. Start Convert must transition from LOW to HIGH a minimum of  $t_S$  prior to the leading edge of the first convert pulse, and must remain HIGH a minimum of  $t_H$  after the edge.

This first cycle clears the BUSY flag and prepares the device for a new conversion. The following eight clock cycles convert each data bit (MSB first, LSB last). During these eight clock cycles, the analog input must be held stable (to within 1/2 LSB). At tp nanoseconds after the rising edge of the eighth clock pulse, the seven most significant bits are valid (and the BUSY signal goes LOW). At tp nanoseconds after the ninth clock pulse the LSB is valid, and the conversion is completed.

## **Data Outputs**

The outputs of the TDC1001 are TTL compatible and capable of driving four low-power Schottky TTL (54/74 LS) unit loads or the equivalent. The outputs hold the previous data a minimum time (tp) after the rising edge of Start Convert (SC).

## **Compensation Pin**

The COMPensation pin (COMP), is provided for external compensation of the internal reference amplifier.

The compensation capacitor must be connected between this pin and  $V_{EE}$ . A tantalum capacitor greater than  $10\mu F$  is recommended for proper operation.

#### **Output Coding**

An analog input voltage of 0.0V will produce a digital output code of all zeros; an analog input voltage of — 0.50V will produce a digital output code of all ones.



## **Package Interconnections**

Signal Signal Type Name		Function	Value	B8 Package Pins	
Power	V <sub>EE</sub>	Analog Supply Voltage	- 5.0VDC	17	
	V <sub>CC</sub>	Digital Supply Voltage	+ 5.0VDC	1	
	AGND	Analog Ground	0.0VDC	15	
	D <sub>GND</sub>	Digital Ground	0.0VDC	10	
Reference	V <sub>REF</sub> Reference Voltage Input -0.5VDC		- 0.5VDC	13	
Analog Input	V <sub>IN</sub>	Analog Input	0 to -0.5V	16	
Conversion Timing Description	SC	Start Convert Input	TTL	2	
	BUSY	Busy Flag Output	TTL	12	
	CLK	Convert Clock Input	TTL	18	
Outputs	D <sub>7</sub>	MSB Output	TTL	3	
	D <sub>6</sub>	-	TTL	4	
	D <sub>5</sub>		TTL	5	
	D <sub>4</sub>		TTL	6	
	$D_3$		TTL	7	
	D <sub>2</sub>		TTL	8	
	D <sub>1</sub>		ŤTL	9	
	D <sub>0</sub>	LSB Output	TTL	11	
Compensation	СОМР	Compensation Pin	>10μF	14	

Figure 1. Timing Diagram






Figure 2. Simplified Analog Input Equivalent Circuit




Figure 3. Digital Input Equivalent Circuit Figure 4. Output Circuits +VCC ⊸ v<sub>cc</sub> V<sub>CC</sub> o  $\mathbf{380}\,\Omega$ 810 $\Omega$ 25K TO 11.5K OUTPUT PIN o-INPUT 0 OUTPUT 1N3062 OUTPUT EQUIVALENT CIRCUIT TEST LOAD FOR DELAY MEASUREMENTS



Absolute maximum ratings (beyond which the device may be damaged) 1

Supply Voltag	16	
	V <sub>CC</sub> (measured to D <sub>GND</sub> )	0 to +6.0V
	V <sub>EE</sub> (measured to A <sub>GND</sub> )	0 to -6.0V
	A <sub>GND</sub> (measured to D <sub>GND</sub> )	
Input Voltage	s	
	CLK, SC (measured to D <sub>GND)</sub>	0.5 to +5.5V
	V <sub>IN</sub> , V <sub>REF</sub> (measured to A <sub>GND</sub> )	+0.5V to V <sub>EE</sub> V
Output		
	Applied voltage (measured to DGND)	-0.5 to +5.5V <sup>2</sup>
	Applied current, externally forced	1.0 to +6.0mA <sup>3,4</sup>
	Short circuit duration (single output in high state to DGND)	
Temperature		
	Operating, case	60 to +140°C
	junction	+175°C
	Lead, soldering (10 seconds)	+300°C
	Storage	65 to +150°C

Notes.

- Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions.
  Functional operation under any of these conditions is NOT implied.
- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as positive when flowing into the device.

#### **Operating conditions**

	·	Temperature Range						
		Standard				Extended		
Parameter		Min	Nom	Max	Min	Nom	Max	Units
v <sub>CC</sub>	Positive Supply Voltage	4.5	5.0	5.5	4.5	5.0	5.5	٧
VEE	Negative Supply Voltage	-4.75	-5.0	-5.25	-4.75	-5.0	- 5.25	٧
AGND	Analog Ground Voltage (Measured to DGND)	-0.1	0.0	+ 0.1	-0.1	0.0	+0.1	٧
t <sub>PWL</sub>	Clock Pulse Width, LOW	20			20			ns
t <sub>PWH</sub>	Clock Pulse Width, HIGH	20			20			ns
ts	Start Convert, Set-Up Time	7			7			ns
t <sub>H</sub>	Start Convert, Hold Time	16			16			ns
$\overline{v_{\text{IL}}}$	Input Voltage, Logic LOW			0.8			0.8	٧
VIH	Input Voltage, Logic HIGH	2.0			2.0			٧
OL	Output Current, Logic LOW			4.0			4.0	mA
ПОН	Output Current, Logic HIGH			400			400	μΑ
V <sub>REF</sub>	Reference Voltage	-0.4	-0.5	0.6	-0.4	-0.5	-0.6	٧
VIN	Analog Input Voltage	0.0		-0.6	0.0		-0.6	٧
TA	Ambient Temperature, Still Air	0		+70	†			°C
TC	Case Temperature				-20		+95	°C



## Electrical characteristics within specified operating conditions

_							
			Temperature Range				
			Star	ndard	Exte	nded	
Paran	neter	Test Conditions		Min Max		Min Max	
Icc	Positive Supply Current	V <sub>CC</sub> = MAX, Static <sup>1</sup>		40		40	mA
I <sub>EE</sub>	Negative Supply Current	$V_{EE} = MAX$ , $T_{C} = -20^{\circ}C$ to $+85^{\circ}C$		-80		-80	mA
BIAS	Analog Input Bias Current			10		10	μΑ
REF	Reference Current	V <sub>REF</sub> - NOM		2.5		2.5	μΑ
RREF	Total Reference Resistance		200		200		kOhms
R <sub>IN</sub>	Analog Input Equivalent Resistance	V <sub>REF</sub> - NOM	50		50		kOhms
C <sub>IN</sub>	Analog Input Capacitance			10		10	pF
IIL	Input Current, Logic LOW	V <sub>CC</sub> - MAX, V <sub>I</sub> - 0.5V		-1.0	Ì	- 1.0	mА
I <sub>tH</sub>	Input Current, Logic HIGH	V <sub>CC</sub> - MAX, V <sub>I</sub> - 2.4V		75		75	μΑ
V <sub>OL</sub>	Output Voltage, Logic LOW	V <sub>CC</sub> - MIN, I <sub>DL</sub> - MAX		0.5	Ī -	0.5	٧
v <sub>OH</sub>	Output Voltage, Logic HIGH	V <sub>CC</sub> - MIN, I <sub>DH</sub> - MAX	2.4		2.4		V
os	Output Short Circuit Current			- 25		-25	mA

Note:

### Switching characteristics within specified operating conditions

			Temperature Range				
			Stan	dard	Exte	nded	]
Paran	neter	Test Conditions	Min	Max	Min	Max	Units
FS	Maximum Clock Rate	V <sub>CC</sub> , V <sub>EE</sub> = MIN	22.5		22.5		MHz
t <sub>C</sub>	Conversion Time	V <sub>CC</sub> , V <sub>EE</sub> - MIN		400		400	ns
t <sub>O</sub>	Digital Output Delay	V <sub>CC</sub> , V <sub>EE</sub> - MIN		60		60	ns

<sup>100</sup> 

## System performance characteristics within specified operating conditions

				Temperature Range				
			Star	Standard		ended		
Parameter		Test Conditions	Min	Max	Min	Max	Units	
ELI	Linearity Error Integral, Independent	V <sub>CC</sub> , V <sub>EE</sub> - NOM		0.2		0.2	%	
E <sub>LD</sub>	Linearity Error Differential			0.2		0.2	%	
TCG	Gain Temperature Coefficient	V <sub>CC</sub> , V <sub>EE</sub> - NOM		+10		+ 10	ppm/°C	
E <sub>0</sub>	Offset Voltage			±7		±7	mV	
T <sub>CO</sub>	Offset Temperature Coefficient	V <sub>CC</sub> , V <sub>EE</sub> - NOM		- 10		- 10	μVI°C	
EG	Gain Error			1.5		2.0	%	
T <sub>CIB</sub>	IBIAS Temperature Coefficient	V <sub>CC</sub> , V <sub>EE</sub> - NOM		- 1.0		- 1.0	%/°C	

<sup>1.</sup> Worst case, all digital inputs and outputs LOW.

<sup>...</sup> Only the falling edge of BUSY is tested



#### **Application**

The TDC1001 is a high-speed, TTL compatible, SAR type A/D converter. The combination of very small analog signals and high-speed digital circuitry requires careful design of supporting analog-digital circuitry. Proper physical component layout, trace routing, and provision for sizeable analog and digital grounds are as important as the electrical design.

Two key design areas for fast, accurate A/D conversion are timing and grounding. The timing requirements for this device are detailed in Figure 1. Proper grounding is highly dependent on the board's mechanical layout and design constraints. In general, the noise associated with improper digital and analog ground isolation is synchronous with the clock and appears on the analog input.

#### Proper Design Practices Include:


 Sensitive signals such as clock, start convert, analog input, and reference should be properly routed and terminated to minimize ground noise pick-up and crosstalk. (Wirewrap is not recommended for these signals).

- Analog and digital ground planes should be substantial and common at one point only. Analog and digital power supplies should be referenced to their respective ground planes.
- Reference voltage should be stable and free of noise.
  Accuracy of the conversion is highly dependent on the integrity of this signal.
- The analog input should be driven from a low-impedance source (<25 Ohms). This will minimize the possibility of picking up extraneous noise.
- Ceramic high frequency bypass capacitors  $[0.001 \text{ to } 0.01 \mu\text{F})$  should be used at the input pins of VCC, VEE, and REF. All pins should be bypassed to AGND except VCC.
- A tantalum capacitor of greater than 10µF should be connected from COMP (pin 14) to VFF.

A



Figure 5. Typical Interface Circuit



Parts List

Resistors			
R1	909 Ohms	1%	1/8W
R2	100 Ohms		Multi-Turn Cermet Pot
R3	1.33 kOhms	1%	1/8W
R4	2.49 k0hms	1%	1/8W
Capacitors			
C1, C3, C5	10.0 μF	25V	
C2, C4	$0.001~\mu F$	50V	
C6	0.005 $\mu$ F	50V	
Integrated	Circuits		
U1	TDC1001J8		TRW 8-bit A/D Converter
U2	74LS161		TTL 4-bit Counter
U3	74LS04		TTL Hex Inverter
D1	LM113-1.22		1.22V Bandgap Voltage Reference



## **Ordering Information**

Product Number	Temperature Range	Screening	Package	Package Marking
TDC1001B8C	STD-T <sub>A</sub> =0°C to 70°C	Commercial	18 Pin CERDIP	1001B8C
TDC1001B8A	EXT-T <sub>C</sub> = -55°C to 125°C	High Reliability	18 Pin CERDIP	1001B8A

All parameters in this specification are guaranteed by design, characterization, sample testing or 100% testing, as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

Life Support Policy — TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. against all damages.



# A/D Converters



TRW LSI Products Inc.