



Description

The GM71V(S)18160C/CL is the new generation dynamic RAM organized 1,048,576 x 16 bit. GM71V(S)18160C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71V(S)18160C/CL offers Fast Page Mode as a high speed access mode. Multiplexed address inputs permit the GM71V(S)18160C/CL to be packaged in standard 400 mil 42pin plastic SOJ, and standard 400mil 44(50)pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

Features

- 1,048,576 Words x 16 Bit Organization
- Fast Page Mode Capability
- Single Power Supply (3V ± 0.3V)
- Fast Access Time & Cycle Time


(Unit: ns)

	t _{TRAC}	t _{TCAC}	t _{TRC}	t _{TPC}
GM71V(S)18160C/CL-5	50	13	90	35
GM71V(S)18160C/CL-6	60	15	110	40
GM71V(S)18160C/CL-7	70	18	130	45


- Low Power
 Active : 684/612/540/468mW (MAX)
 Standby : 7.2mW (CMOS level : MAX)
 0.54mW (L-version : MAX)
- RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- All inputs and outputs TTL Compatible
- 1024 Refresh Cycles/16ms
- 1024 Refresh Cycles/128ms (L-version)
- Self Refresh Operation (L-version)
- Battery Back Up Operation (L-version)
- 2 CAS byte Control

Pin Configuration

42 SOJ



44(50) TSOP II



(Top View)

Pin Description

Pin	Function	Pin	Function
A0-A9	Address Inputs	\overline{WE}	Read/Write Enable
A0-A9	Refresh Address Inputs	\overline{OE}	Output Enable
I/O0-I/O15	Data Input/ Data Output	V _{CC}	Power (+3.3V)
\overline{RAS}	Row Address Strobe	V _{SS}	Ground
$\overline{UCAS, LCAS}$	Column Address Strobe	NC	No Connection

Ordering Information

Type No.	Access Time	Package
GM71V(S)18160CJ/CLJ -5 GM71V(S)18160CJ/CLJ -6 GM71V(S)18160CJ/CLJ -7	50ns 60ns 70ns	400 Mil 42 Pin Plastic SOJ
GM71V(S)18160CT/CLT -5 GM71V(S)18160CT/CLT -6 GM71V(S)18160CT/CLT -7	50ns 60ns 70ns	400 Mil 44(50) Pin Plastic TSOP II

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature under Bias	0 ~ 70	°C
T _{STG}	Storage Temperature	-55 ~ 125	°C
V _{IN/OUT}	Voltage on any Pin Relative to V _{SS}	-0.5 ~ V _{CC} +0.5 (≤4.6V(MAX))	V
V _{CC}	Supply Voltage Relative to V _{SS}	-0.5 ~ 4.6	V
I _{OUT}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	1.0	W

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended DC Operating Conditions (T_A = 0 ~ +70°C)

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Input High Voltage	2.0	-	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

Note: All voltage referred to V_{SS}.

The supply voltage with all VCC pins must be on the same level. The supply voltage with all VSS pins must be on the same level.

Truth Table

$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Output	Operation	Notes
H	D	D	D	D	Open	Standby	1,3
L	L	H	H	L	Valid	Lower byte	Read cycle 1,3
L	H	L	H	L	Valid	Upper byte	
L	L	L	H	L	Valid	Word	
L	L	H	L	D	Open	Lower byte	Early write cycle 1,2,3
L	H	L	L	D	Open	Upper byte	
L	L	L	L	D	Open	Word	
L	L	H	L	H	Undefined	Lower byte	Delayed Write cycle 1,2,3
L	H	L	L	H	Undefined	Upper byte	
L	L	L	L	H	Undefined	Word	
L	L	H	H to L	L to H	Valid	Lower byte	Read-modify -write cycle 1,3
L	H	L	H to L	L to H	Valid	Upper byte	
L	L	L	H to L	L to H	Valid	Word	
H to L	H	L	D	D	Open	Word	CBR Refresh or Self Refresh (L-series) 1,3
H to L	L	H	D	D	Open	Word	
H to L	L	L	D	D	Open	Word	
L	H	H	D	D	Open	Word	$\overline{\text{RAS}}$ -only Refresh cycle 1,3
L	L	L	H	H	Open	Read cycle (Output disabled)	1,3

Notes: 1. H: High (inactive) L: Low(active) D: H or L

2. twcs ≥ 0ns Early write cycle

twcs ≤ 0ns Delayed write cycle

3. Mode is determined by the OR function of the $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$. (Mode is set by earliest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ active edge and reset by the latest of $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$ inactive edge.) However write OPERATION and output High-Z control are done independently by each $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$.
ex) if $\overline{\text{RAS}} = \text{H to L}$, $\overline{\text{UCAS}} = \text{H}$, $\overline{\text{LCAS}} = \text{L}$, then CAS-before-RAS refresh cycle is selected.

DC Electrical Characteristics (V_{CC} = 3.3V ± 0.3V, V_{SS} = 0V, T_A = 0 ~ 70°C)

Symbol	Parameter	Min	Max	Unit	Note	
V _{OH}	Output Level Output "H" Level Voltage (I _{OUT} = -2mA)	2.4	V _{CC}	V		
V _{OL}	Output Level Output "L" Level Voltage (I _{OUT} = 2mA)	0	0.4	V		
I _{CC1}	Operating Current Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ Cycling: t _{RC} = t _{RC min})	50ns	-	190	mA	1, 2
		60ns	-	170		
		70ns	-	150		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ = V _{IH} , D _{OUT} = High-Z)	-	2	mA		
I _{CC3}	$\overline{\text{RAS}}$ Only Refresh Current Average Power Supply Current $\overline{\text{RAS}}$ Only Refresh Mode (t _{RC} = t _{RC min})	50ns	-	190	mA	2
		60ns	-	170		
		70ns	-	150		
I _{CC4}	Fast Page Mode Current Average Power Supply Current Fast Page Mode (t _{PC} = t _{PC min})	50ns	-	185	mA	1, 3
		60ns	-	165		
		70ns	-	145		
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ ≥ V _{CC} - 0.2V, D _{OUT} = High-Z)	-	1	mA	5	
		-	150	μA		
I _{CC6}	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Current (t _{RC} = t _{RC min})	50ns	-	190	mA	
		60ns	-	170		
		70ns	-	150		
I _{CC7}	Battery Back Up Operating Current (Standby with CBR Refresh) (t _{RC} = 125μs, t _{RAS} ≤ 0.3μs, D _{OUT} = High-Z)	-	400	μA	4, 5	
I _{CC8}	Standby Current $\overline{\text{RAS}} = V_{IH}$ $\overline{\text{UCAS}}$, $\overline{\text{LCAS}} = V_{IL}$ D _{OUT} = Enable	-	5	mA	1	
I _{CC9}	Self-Refresh Mode Current ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ ≤ 0.2V, D _{OUT} = High-Z)	-	250	μA	5	
I _{LD}	Input Leakage Current Any Input (0V ≤ V _{IN} ≤ 4.6V)	-10	10	μA		
I _{LO}	Output Leakage Current (D _{OUT} is Disabled, 0V ≤ V _{OUT} ≤ 4.6V)	-10	10	μA		

Note: 1. I_{CC} depends on output load condition when the device is selected.

I_{CC(max)} is specified at the output open condition.

2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
3. Address can be changed once or less while $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}} = V_{IH}$.
4. $\overline{\text{UCAS}} = L$ (≤ 0.2) and $\overline{\text{LCAS}} = L$ (≤ 0.2) while $\overline{\text{RAS}} = L$ (≤ 0.2).
5. L-version.

Capacitance ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Max	Unit	Note
C _{I1}	Input Capacitance (Address)	-	5	pF	1
C _{I2}	Input Capacitance (Clocks)	-	7	pF	1
C _O	Output Capacitance (Data-In/Out)	-	7	pF	1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. UCAS and LCAS = V_{IH} to disable Dout.

AC Characteristics ($V_{CC} = 3.3V \pm 0.3V$, $T_A = 0 \sim 70^\circ C$, Note 1, 2, 18, 19, 20)

Test Conditions

Input rise and fall times : 5 ns

Output timing reference levels : 0.8V, 2.0V

Input timing reference levels : 0.8V, 2.0V

Output load : 1TTL gate + C_L (100 pF)

(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM71V(S)18160 C/CL-5		GM71V(S)18160 C/CL-6		GM71V(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RC}	Random Read or Write Cycle Time	90	-	110	-	130	-	ns	
t _{RP}	\overline{RAS} Precharge Time	30	-	40	-	50	-	ns	
t _{CP}	\overline{CAS} Precharge Time	8	-	10	-	10	-	ns	24
t _{RAS}	\overline{RAS} Pulse Width	50	10,000	60	10,000	70	10,000	ns	
t _{CAS}	\overline{CAS} Pulse Width	13	10,000	15	10,000	18	10,000	ns	
t _{ASR}	Row Address Set up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	8	-	10	-	10	-	ns	
t _{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	21
t _{CAH}	Column Address Hold Time	8	-	10	-	15	-	ns	21
t _{RCd}	\overline{RAS} to \overline{CAS} Delay Time	18	45	20	45	20	52	ns	3
t _{RAc}	\overline{RAS} to Column Address Delay Time	13	30	15	30	15	35	ns	4
t _{RSH}	\overline{RAS} Hold Time	13	-	15	-	18	-	ns	
t _{CSh}	\overline{CAS} Hold Time	50	-	60	-	70	-	ns	23
t _{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	22
t _{ODD}	\overline{OE} to D _{IN} Delay Time	13	-	15	-	18	-	ns	5
t _{DZO}	\overline{OE} Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t _{DZC}	\overline{CAS} Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7

Read Cycle

Symbol	Parameter	GM71V(S)18160 CCL-5		GM71V(S)18160 CCL-6		GM71V(S)18160 CCL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	50	-	60	-	70	ns	8,9
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	13	-	15	-	18	ns	9,10,17
t _{AA}	Access Time from Address	-	25	-	30	-	35	ns	9,10,17
t _{OAC}	Access Time from $\overline{\text{OE}}$	-	13	-	15	-	18	ns	9,25
t _{RCS}	Read Command Setup Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$	0	-	0	-	0	-	ns	12,22
t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$	5	-	5	-	5	-	ns	12
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	25	-	30	-	35	-	ns	
t _{CAL}	Column Address to $\overline{\text{CAS}}$ Lead Time	25	-	30	-	35	-	ns	
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t _{OH}	Output Data Hold Time	3	-	3	-	3	-	ns	
t _{OH0}	Output Data Hold Time from $\overline{\text{OE}}$	3	-	3	-	3	-	ns	
t _{OFF}	Output Buffer Turn-off Time	-	13	-	15	-	15	ns	13
t _{OEZ}	Output Buffer Turn-off Time to $\overline{\text{OE}}$	-	13	-	15	-	15	ns	13
t _{CDD}	$\overline{\text{CAS}}$ to $\overline{\text{DIN}}$ Delay Time	13	-	15	-	18	-	ns	5

Write Cycle

Symbol	Parameter	GM71V(S)18160 C/CL-5		GM71V(S)18160 C/CL-6		GM71V(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{WCS}	Write Command Setup Time	0	-	0	-	0	-	ns	14,21
t _{WCH}	Write Command Hold Time	8	-	10	-	15	-	ns	21
t _{WP}	Write Command Pulse Width	8	-	10	-	10	-	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	13	-	15	-	18	-	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	13	-	15	-	18	-	ns	23
t _{DS}	Data-in Setup Time	0	-	0	-	0	-	ns	15,23
t _{DH}	Data-in Hold Time	8	-	10	-	15	-	ns	15,23

Read-Modify-Write Cycle

Symbol	Parameter	GM71V(S)18160 C/CL-5		GM71V(S)18160 C/CL-6		GM71V(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RWC}	Read-Modify-Write Cycle Time	131	-	155	-	181	-	ns	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	73	-	85	-	98	-	ns	14
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	36	-	40	-	46	-	ns	14
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	48	-	55	-	63	-	ns	14
t _{OEH}	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	13	-	15	-	18	-	ns	

Refresh Cycle

Symbol	Parameter	GM71V(S)18160 C/CL-5		GM71V(S)18160 C/CL-6		GM71V(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	5	-	5	-	5	-	ns	21
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	8	-	10	-	10	-	ns	22
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	5	-	5	-	5	-	ns	21

Fast Page Mode Cycle

Symbol	Parameter	GM71V(S)18160 C/CL-5		GM71V(S)18160 C/CL-6		GM71V(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{PC}	Fast Page Mode Cycle Time	35	-	40	-	45	-	ns	
t _{RASP}	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	-	100,000	-	100,000	-	100,000	ns	16
t _{ACP}	Access Time from $\overline{\text{CAS}}$ Precharge	-	30	-	35	-	40	ns	9,17,22
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	30	-	35	-	40	-	ns	

Fast Page Mode Read-Modify-Write Cycle

Symbol	Parameter	GM71V(S)18160 C/CL-5		GM71V(S)18160 C/CL-6		GM71V(S)18160 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{PRWC}	Fast Page Mode Read-Modify-Write Cycle Time	76	-	85	-	96	-	ns	
t _{CPW}	$\overline{\text{WE}}$ Delay Time from $\overline{\text{CAS}}$ Precharge	53	-	60	-	68	-	ns	14,22

Self Refresh Mode

Symbol	Parameter	GM71VS18160 CL-5		GM71VS18160 CL-6		GM71VS18160 CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RASS}	$\overline{\text{RAS}}$ Pulse Width(Self-Refresh)	100	-	100	-	100	-	us	26
t _{RPS}	$\overline{\text{RAS}}$ Precharge Time(Self-Refresh)	90	-	110	-	130	-	ns	
t _{CHS}	$\overline{\text{CAS}}$ Hold Time(Self-Refresh)	-50	-	-50	-	-50	-	ns	

Notes:


1. AC measurements assume $t_T = 5\text{ns}$.
2. An initial pause of 200us is required after power up followed by a minimum of eight initialization cycles(any combination of cycles containing $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles are required.
3. Operation with the t_{RCD(max)} limit insures that t_{RAC(max)} can be met, t_{RCD(max)} is specified as a reference point only; if $t_{RCD} \geq t_{RAD(max)} + t_{AA(max)} - t_{CAC(max)}$, then access time is controlled exclusively by t_{CAC}.
4. Operation with the t_{RAD(max)} limit insures that t_{RAC(max)} can be met, t_{RAD(max)} is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD(max)} limit, then access time is controlled exclusively by t_{AA}.
5. Either t_{ODD} or t_{CDD} must be satisfied.
6. Either t_{DZO} or t_{DZC} must be satisfied.
7. V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH(min)} and V_{IL(max)}.
8. Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
9. Measured with a load circuit equivalent to 2 TTL load and 100pF.
10. Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{RCD} + t_{CAC(max)} \geq t_{RAD} + t_{AA(max)}$.
11. Assumes that $t_{RAD} \geq t_{RAD(max)}$ and $t_{RCD} + t_{CAC(max)} \leq t_{RAD} + t_{AA(max)}$.
12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
13. t_{OFF(max)} and t_{OEZ(max)} define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
14. t_{WCS}, t_{TRWD}, t_{TCWD}, t_{TAWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS(min)}$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle ; if $t_{TRWD} \geq t_{TRWD(min)}$, $t_{TCWD} \geq t_{TCWD(min)}$, and $t_{TAWD} \geq t_{TAWD(min)}$, or $t_{CWD} \geq t_{CWD(min)}$, $t_{AWD} \geq t_{AWD(min)}$ and $t_{CPW} \geq t_{CPW(min)}$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of data out (at access time) is indeterminate.

15. These parameters are referred to \overline{UCAS} and \overline{LCAS} leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
16. t_{RASP} defines \overline{RAS} pulse width in fast page mode cycles.
17. Access time is determined by the longest among t_{AA} , t_{CAC} , and t_{ACP} .
18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device. After \overline{RAS} is reset, if $t_{OE} \geq t_{CWL}$, the I/O pin will remain open circuit (high impedance); if $t_{OE} < t_{CWL}$, invalid data will be out at each I/O.
19. When both \overline{UCAS} and \overline{LCAS} go low at the same time, all 16-bit data are written into the device. \overline{UCAS} and \overline{LCAS} cannot be staggered within the same write/read cycles.
20. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
21. t_{ASC} , t_{CAH} , t_{RCS} , t_{WCS} , t_{WCH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of \overline{UCAS} or \overline{LCAS} .
22. t_{CRP} , t_{CHR} , t_{RCH} , t_{ACP} and t_{CPW} are determined by the later rising edge of \overline{UCAS} or \overline{LCAS} .
23. t_{CWL} , t_{DH} , t_{DS} and t_{CSH} should be satisfied by both \overline{UCAS} and \overline{LCAS} .
24. t_{CP} is determined by that time the both \overline{UCAS} and \overline{LCAS} are high.
25. When output buffers are enabled once, sustain the low impedance state until valid data is obtained.
When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade $V_{IH\ min}/V_{IL\ max}$ level.
26. Please do not use t_{RASS} timing, $10\mu s \leq t_{RASS} \leq 100\mu s$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \geq 100\mu s$, then \overline{RAS} precharge time should use t_{RPS} instead of t_{RP} .
27. H or L (H: $V_{IH(\min)} \leq V_{IN} \leq V_{IH(\max)}$, L: $V_{IL(\min)} \leq V_{IN} \leq V_{IL(\max)}$)


Notes concerning 2CAS control

Please do not separate the $\overline{\text{UCAS}}$ / $\overline{\text{LCAS}}$ operation timing intentionally. However skew between $\overline{\text{UCAS}}$ / $\overline{\text{LCAS}}$ are allowed under the following conditions.

1. Each of the $\overline{\text{UCAS}}$ / $\overline{\text{LCAS}}$ should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed.



3. Closely separated upper/lower byte control is not allowed. However when the condition ($t_{cp} < t_{ul}$) is satisfied, fast page mode can be performed.




4. Byte control operation by remaining $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ high is guaranteed.

Package Dimension

Unit: Inches (mm)

42 SOJ



44(50) TSOP I

