



LV8063TT — Bi-CMOS IC Fan Motor Driver Single-Phase Full-Wave Driver

Overview

The LV8063TT is the driver IC with BTL linear output for single-phase fan motor, and that drives at high efficiency, low power, and low noise by suppressing the reactive power.

The BTL output can be combined with the PWM control by an external signal, which is optimum for the note PC, the CPU cooler, etc. that requires low power dissipation and low noise.

Functions

- Single-phase full-wave operating by BTL output (BTL amplifier gain : +43dB)
- Speed control available by PWM pin
- Built-in Quick Start circuit
- Built-in thermal-shutdown (TSD) circuit
- Hall bias output pin (VHB = 1.05V typ)
- FG(rotation signal) output pin (Open drain output)
- Built-in lock protection and automatic return circuit

Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		7	V
OUT pin output current	I _{OUT} max1	In regular mode	0.7	A
	I _{OUT} max2	In lock-detection mode	1	A
OUT pin output voltage handling	V _{OUT} max		7	V
FG output voltage handling	V _{FG} max		7	V
FG output current	I _{FG} max		5	mA
HB output current	I _{HB} max		10	mA
Allowable power dissipation	Pd max1	Independent IC	0.2	W
	Pd max2	IC on board *	0.4	W
Operating temperature	T _{opr}		-30 to +95	°C
Storage temperature	T _{stg}		-55 to +150	°C

* Specified substrate : 20mm × 10mm × 0.8mm, Paper phenol

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LV8063TT

Recommended Operating Conditions at $T_a = 25^\circ\text{C}$


Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{CC\text{ opg}}$	Active at all circuit	2.5 to 6.0	V
	$V_{CC\text{ min}}$	Start-up with PWM=H	2.2 to 6.0	V
Hall input common-mode input voltage range	VICM		0.3 to $V_{CC}-1.5$	V

Electrical Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Circuit current	I_{CC}	Active		1.5	3.0	mA
	I_{CCO}	Stand-by		200	300	μA
HB bias voltage	VHB	IHB = 5mA	0.9	1.05	1.2	V
Hall input bias current	IHIN				1	μA
Output On voltage	V_O	$I_O = 250\text{mA}$, source + sink		0.25	0.35	V
Hall amplifier output offset voltage	$V_{IN\text{OFS}}$		-6		6	mV
Hall amplifier voltage gain	GH		39	43	47	dB
PWM pin input Low level	VPWML		0		0.7	V
PWM pin input High level	VPWMH		2.5		V_{CC}	V
PWM input frequency	fPWM	Design guarantee *	20		50	kHz
PWM input smallest pulse width	TPWM	Design guarantee *		5		μs
FG output low-level voltag	V_{FG}	$I_{FG} = 3\text{mA}$			0.3	V
FG output leakage current	I_{FGL}	$V_{FG} = 7\text{V}$			10	μA
FG comparator hysteresis width	ΔV_{HYS}		± 5	± 15	± 20	mV
Output on time in Lock-detection	TACT		0.45	0.6	0.75	sec
Output off time in Lock-detection	TDET		4.5	6	7.5	sec
Output on/off ratio in Lock-detection	TRTO	$TRTO = TDET/TACT$	8	10	11	
Thermal shutdown operating temperature	TSD	Design guarantee *		180		$^\circ\text{C}$
Thermal shutdown hysteresis width	ΔTSD	Design guarantee *		40		$^\circ\text{C}$

* Design guarantee: Indicates a design target value. These parameters are not tested in the independent IC.

Pin Assignment





Top view

LV8063TT


Package Dimensions

unit : mm (typ)

3297




Block Diagram



LV8063TT

Sample Application Circuit



- *1 When the diode D_i is used to prevent device destruction from reverse connection, the capacitor C_r must be inserted to assure a path for regenerative currents.
Similarly, if there no nearby capacitors on the fan power supply line, the capacitor C_r is also required to increase reliability.
- *2 The Hall element is biased at a constant voltage of approximately 1.05V from the HB pin.
Thus LV8063TT provides a stable Hall output with excellent temperature characteristics.
If the Hall output is needed to adjust the amplitude, use the resistor R_1 as shown in the figure.
- *3 When the wiring from the Hall output to IC Hall input is long, noise may be carried through the wiring. In this case, insert the capacitor as shown in the figure.
- *4 This pin must be left open if unused.
- *5 When a PWM signal seems to be the open collector (a drain) output, please connect suitable pulling up resistance so that a H/L level is decided.


LV8063TT

Pin Description

Pin No.	Pin name	Pin voltage	Description	Equivalent circuit
1	IN1	-	Hall input pin (+)	
3	IN2		Hall input pin (-)	
2	HB	1.05V (typ)	Hall bias output pin	
4	SGND	0V	Signal ground pin	
5	OUT1	-	Motor drive output pin	
7	OUT2			
6	PGND	0V	Power ground pin	
8	V _{CC}	2.5V to 6.0V	Voltage supply pin	
9	FG	-	FG pulse output pin	
10	PWM	-	PWM control input pin	

Timing Chart

Stand-by/Start-up




*T_{SLP}=800μs(typ)

*When PWM signal is input "L" level for continuousness T_{SLP}, it becomes the Stand-by mode by detecting above situation.

*When "H" level is input, it becomes the Active mode at once.


In Regular-Rotation



*Truth Table When Steady Rotation


IN1	IN2	*PWM	OUT1	OUT2	FG	Mode
H	L	H	H	L	L	drive
		L	L	L		regeneration
L	H	H	L	H	OFF	drive
		L	L	L		regeneration

In Motor-Lock



* When motor protection is activated, both OUT1 and OUT2 output low level.


When the circuit operates making amends starting (PWM pin = H)



When the power supply is turned on, the standby release (quick start), and the lock protection is released, the start amends operation is done.

LV8063TT

When the circuit operates making amends starting (PWM pin = PWM signal input)



When the power supply is turned on, the standby release (quick start), and the lock protection is released, the start amends operation is done.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of October, 2010. Specifications and information herein are subject to change without notice.