



Leiterplattenbohrbild  
PCB drillhole pattern



Dieser Bereich muß gleiches Potential auf der LP-Oberfläche haben  
This area must have same electrical potential on surface of PCB



alle Löcher/  
all holes

<small>Copyright by ERNI GmbH Proprietary notice pursuant to ISO 16016 to be observed.</small>	Information:	Tolerances	 All Dimensions in mm	Scale	5:1
	All rights reserved. Only for Information. To ensure that this is the latest version of this drawing, please contact one of the ERNI companies before using.	Subject to modification without prior notice. Drawing will not be updated.	Designation <b>SVA 10-polig TL</b> <b>Power Bug 10 pin TL 2,3</b>		
a Index	07.07.2011 Date	 www.ERNI.com	<b>100100220002</b>		K A3
			Class	EPSVA	