uPD765A/uPD765B Single/Double Density Floppy-Disk Controller

Description

The uPD765A/B is an LSI floppy disk controller (FDC) chip which contains the circuitry and control functions for interfacing a processor to 4 floppy disk drives. It is capableof either BM 3740singledensity format (FM), or IBM System 34 double density format (MFM) including double-sided recording. The uPD765A/B provides control signals which simplify the design of an external phase-locked loop and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a floppy disk interface.

Hand-shaking signals are provided in the uPD765A/B which make DMA operation easy to incorporate with the aid of an external DMA controller chip, such as the uPD8257. The FDC will operate in eitherthe DMA or non-DMA mode. In the non-DMA mode the FDC generates interrupts to !he processor every time a data byte is to be transferred. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the FDC and DMA controllers.

There are 16 commands which the uPD765A/uPD765B will execute. Most of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available.

Read Data Read Deleted Data
Read ID Write Data

Specify Write ID (Format Write)
Read Diagnostic Write Deleted Data

Scan Equal Seek
Scan High or Equal Recalibrate

Scan Low or Equal Sense Interrupt Status
Version Sense Drive Status.

Ordering Information

Device Number	Package Type	Max Freq. of Operation
uPD765AC2	40-pin plastic DIP	8 MHz
uPD765B	40-pin plastic DIP	8 MHz

Features

Address mark detection circuitry is internal to the FDC which simplifies the phase-locked loop and read electronics. The track stepping rate, head load time, and head unload time are user-programmable. The uPD765A/uPD765B offers additional features such as multi-track and multi-side read and write commands and single and double density capabilities.

- ☐ FM, MFM Control
- ☐ Variable recording length: 128,256, .8192 bytes/ sector
- ☐ IBM-compatible format (single- and doublesided, single- and double-density)
- ☐ Multi-sector and multi-track transfer capability
- ☐ Drive up to 4 floppy or micro floppydisk drives
- Data scan capability-will scan a single sector or an entire cylinder comparing byte-for-byte host memory and disk data
- ☐ Data transfers in DMA or non-DMA mode
- Parallel seek operations on up to four drives
- ☐ Compatible with uPD8080/85, uPD8086/88, V-series and uPD780 (Z80@) microprocessors
- \square Single-phase clock: 8 MHz maximum
- 3 +5V only

Z80 is a registered trademark of the Zilog Corporation

Pin Configuration

WITH A PROPERTY OF THE PROPERT	2 3 4 5 6 7 7 8 9 10 11 14 14 15 16 16 17 18 19	40 39 38 36 35 35 34 32 32 30 30 31 31 30 30 32 32 27 26 25 24 23 22 22 21	RW/SEEK LCT/DIR FLIN-STEP HDLD READY WPRT/2SIDE FLI/TRK0 PS0 WDATA US0 US1 SIDE MFM WPNC RDATA SYNC RDATA SYNC RDATA US0 CONTROL CONTROL
--	---	--	--

NECEL-000324

Ŀ

	N-	Symbol	Function
	No. 1	RESET	Reset input
	· ·		Read control input
	2	RD	' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
	3	WR	Write control input
	4	CS	Chip select input
	5	A0	Data or status select input
	6-13	DB0-DB7	Bidirectional data bus
	14	DRQ	DMA request output
	15	DACK	DMA acknowledge input
	16	T C	Terminal count input
	17	INDEX	Index input
	18	INT	Interrupt request output
	19	CLK	Clock input
	20	G N D	Ground
	21	WCLK	Write clock input
	22	WINDOW	Read data window input
	23	R DATA	Read data input
	2 4	SYNC	VCO sync output
	25	W E	Write enable output
	26	MFM	MFM output
	27	SIDE	Head select output
:	28 29	USn USI	FDD unit select output
	30	WDATA	Write data output
	31, 32	PSO PS1	Preshift output
	33	FLT/TRK0	Fault/track zero input
	3 4	WPRT/2SIDE	Write protect/two side input
	35	READY	Ready input
	3 6	HDLD	Head load output
	37	FLTR/STEP	Fault reset/step output
•	38	LCT/DIR	Low current direction output
	39	m/SEEK	Read/write/ seek output
	4 0	k c	DC power (+5 V)

Pin Functions

RESET (Reset)

The RESET input places the FDC in the idle state. It resets the output lines to the FDD to 0 (low), except PSO, 1 and WDATA (undefined), INT and DRQ also go low; DBO-7 goes to an input state. It does not affect SRT, HUT, or HLT in the Specify command. If the RDY input is held high during reset, the FDC will generate an interrupt within 1.024ms. To clear this interrupt, use the Sense Interrupt Status command.

RD (Read Strobe)

The RD input allows the transfer of data from the FDC to the data bus when low and either Sor DACK is asserted.

WR (Write Strobe)

TheWR input allows the transfer of data to the FDC from the data bus when low. Disabled when Sis high.

A0 (Data/Status Select)

The A0 input selects the data register (A0 = 1) or status register (A0=0) contents to be accessed through the data bus.

CS(Chip Select)

The FDC is selected when CS is low, enabling RD and WR

DBo-DB7 (Data Bus)

DBo-DB7 are a bidirectional 8-bit data bus. Disabled when **CS**sis high.

DRQ (DMA Request)

The FDC asserts the DRQ output high to request a DMA transfer.

DACK (DMA Acknowledge)

When the DACK input is low, a DMA cycle is active and the controller is performing a DMA transfer.

TC (Terminal Count)

When the TC input is high, it indicates the termination of a DMA transfer. It terminates data transfer during Read/ Write/Scan commands in DMA or interrupt mode.

INDEX (Index)

The INDEX input goes high at the beginning of a disk track.

INT (Interrupt)

The INT output is FDC's interrupt request. In Non-DMA mode, the signal is output for each byte. In DMA mode, it is output at the termination of a command operation.

CLK (Clock)

CLK is the input for the FDC's single-phase, ITL-level squarewave clock: 8 MHz or 4 MHz. (Requires a pull-up resistor.)

WCLK (Write Clock)

The WCLK input sets the data write rate to the FDD. It is 500 kHz for FM, 1 MHz for MFM drives, for 8 MHz operation of the FDC; 250kHz FM or 500 kHz MFM for 4 MHz FDC operation.

This signal must be input for read and write cycles WCLK's rising edge must be synchronized with CLK's rising edge, except for the uPD765B.

WINDOW (Read Data Window)

The WINDOW input is generated by the phase-locked loop (PLL). It is used to sample data from the FDD and in distinguishing between clock and data bits in the FDC.

RDATA (Read Data)

The RDATA input is the read data from the FDD, containing clock and data bits. To avoid a deadlock situation, input RDATA and WINDOW together.

WDATA (Write Data)

WDATA is the serial clock and data output to the FDD.

WE (Write Enable)

The WE output enables write data into the FDD.

SYNC (VCO Sync)

The SYNC output inhibits the VCO in the PLL when low, enables it when high.

MFM (MFM Mode)

The MFM output shows the VCO's operation mode. It is high for MFM, low for FM.

SIDE (Head Select)

Head 1 is selected when the SIDE output is 1 (high), head 0 is selected when SIDE is 0 (low).

USO US1 (Unit Select 0,1)

The US0 and US1 outputs select up to 4 floppy disk drive units using an external decoder.

PS0, PS1 (Preshift 0,1)

The PS0 and PS1 outputs are the write precompensation request signals for MFM mode. They determine early, late, and normal times for WDATA shifting.

_	PS0	PS1	Shift (MFM WDATA)
	0	0	Normal
	0	1	Late
	1	0	Early
	1	1	

READY (Ready)

The READY input indicates that the FDD is ready to receive data.

HDLD (Head Load)

The HDLD output is the command which causes the read/write head in the FDD to contact the diskette.

FLT/TRKO (Fault/Track 0)

In the read/write mode, the FLT input detects FDD fault conditions. In the seek mode, TRKO indicates track 0 head position.

WPRT/2SIDE (Write Protect/Two Side)

In the read/write mode, the WPRT input senses write protected status (at the drive or media.) In the seek mode, 2SIDE senses two-sided media.

FLTR/STEP (Fault Reset/Step)

In the read/write mode, the FLTR output resets the fault flip-flop in the FDD. In the seek mode, STEP outputs step pulses to move the head to another cylinder. A fault reset pulse is issued at the beginning or each Read or Write command prior to the HDLD signal.

LCT/DIR (Low Current/Direction)

In the read/write mode, the LCT output indicates that the R/W head is positioned at cylinder 42 or greater. In the seek mode, the DIR output determines the direction the head will move in when it receives a step pulse. If DIR is 0, seeks are performed in the outward direction; DIR is 1, seeks are performed in the inward direction.

RWISEEK (Read/Write/Seek)

The RW/SEEK output specifies the read/write mode when low, and the seek mode when high.

GND (Ground)

Ground.

Vcc(+5v)


+5 V power supply.

Ę

uPD765AIuPD765B

NEC

Block Diagram



Absolute Maximum Ratings

TA = 250C

Power supply voltage, VCC	- 0 5to +7v
Input voltage, VI	-0.5 to +7v
Output voltage, V0	-0.510 +7v
Operating temperature, TOpT	- 1000 to +7ooc
Storage temperature, TSTG	-65°C to +150°C

Comment: Exposing the device to stresses above those listed in the Absolute Maximum Ratings could cause permanent damage. The device should not be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

Th= -10°C to +70°C,VCC = +5V%10%

			Limits	3		Teal
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage	VIE	-0.5		+0.8	V	
Input voltage high	VIH	2.0		V _{CC} +0	5 v	
Output voltage	V _{OL}			0.45	V	$I_{OL} = 2.0 \text{mA}$
Output Voltage high	V _{OH}	2.4		kс	V	i _{OH} = - 200 μA
Input voltage low (CLK + WCLK)	V _{IL} (Φ)	- 0.5		0.65	V	
Input voltage high (CLK + WCLK)	V _{IH} (Φ)	2.4		V _{CC} +0	.5 v	
Supply current k c)	lcc			150 140	mA mA	μPD765AC2 μPD765B
Input load current high	I _{LIH}			10	μΑ	$V_{IN} = V_{CC}$
Input load current low	LIL			-10	μΑ	$V_{IN} = 0 V$
Output leakage current high	LOH			10	μΑ	$V_{OUT} = V_{CC}$
Output leakage	LOL			-10	μА	$V_{0U7} = +0.45 \text{ V}$

Capacitance $T_A = 25$ °C, $f_C = 1$ MHz, $V_{CC} = 0$ V

		l	imits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input clock capacitance	C _{IN} (Φ)			20	pF	(Note 1)
Input capacitance	C _{IN}			10	pF	(Note 1)
output capacitance	COUT			20	pF	[Note 1)

Note:

(1) All pinsexcept pin under test tied to AC ground.

NEC

uPD765A/uPD765B

DIFFERENCES BETWEEN ,uPD765A AND uP D765B

The uPD765B is a functionally enhanced version of the uPD765ADifferences are explained below.

Overrun Bit [OR]

In uPD765A, when executing a read- or write-type command (except READ ID and SCAN types), the result status OR bit is not set if there is an overrun on the final byte of a sector. An improvement in the uPD765B allows it to set the OR bit in any situation.

DRQ Reset

When an overrun occurs, the uPD765A needs DACK input to reset DRQ. If DACK is not available, an external DMA controller continues to operate even after the FDC enters the R-Phase (Result Phase), and stored result status may be transferred accidentally as ordinary data.

On the other hand, the uPD765B resets DRQ automatically just before the R-Phaseentry and independent of the DACK input. See AC Characteristics for DRQ reset timing.

Clock Synchronization

The uPD765B does not require synchronization between the CLK and WCLK inputs. $\label{eq:clk} % \begin{subarray}{ll} \end{subarray} % \begin{sub$

Version Command


The Version command distinguishes the uPD765B from other devices. The ST0 response to the Version command is:

 Part No.
 STO Value

 uPD765A
 80H

 uPD765B
 90H

Ľ





AC Characteristics T_A = -10 to +70°C; V_{CC} = +5v ±10%

raiailicici	Syllibol	IVIIII	יי נין אנ	nax c	,,,,,,	Conditions
Clock period	φ CY	120	125 5	00	ns 8	B-MHz CLK
		240	250 5	500	ns	4-MHz CLK
Clock active (high, low)	φ 0	4 0			ns	
Clock rise time	⊅ R		:	20	ns	
Clock fall time	ΦF		:	20	ns	
A ₀ , CS, DACK setup time to RO ↓	t _{AR}	0			ns	
A_0 , CS, DACK hold time from \overline{RD} †	t _{RA}	0			n s	
RD width	t _{RR}	200			ns	
Data access time from RD 1	t _{RD}		1	40	ns	C _L = 100 pF
DB to float delay time from RD †	t _{DF}	10		85	ns	
A ₀ , CS. OACK setup time to WR I	t A W	0			ns	
A ₀ , CS, OACK hold time to WR 1	twA	0			ns	
WR width	t _{WW}	200			n s	
Data setup time to WR 1	t _{DW}	100			ns	
Data hold time from WR 1	t _{WD}	0			ns	
INT delay time from	t _{Ri}		20 + +	⊅ CY ⁿ 夕 0 135	is N	l o n - D M A mode
INT delay time from WR 1	t _{WI}		+	⊅CΥ - Φ 0 135	ns	
DRQ cycle time	tMCY	13			μS	$\phi_{CY} = 125$ ns (Note 4)
DACK ↓ → DRQ ↓ delav	t _{AM}			140	ns	
DRQ ↑ → DACK ↓ delay	t _{MA}	200			n s	$\phi_{CY} = 125$ ns (Note 4)
DACK width	taa	2 ¢ cy + 15			n s	_
TC width	t _{TC}	1			ФСҮ	'
Reset width	trst	14			ФСҮ	
DRQ ↓ → INT response time	t _{MI}	60		7 7	•	Φ _{CY} μPD765B only
INT → DACK	tia			1	φrv	_

ΦCY

Min Typ [1] Max Unit Conditions

Parameter Parameter	Symbol	Min	Тур	(1) Max	Unit (Conditions
WCLK cycle time	t _{CY}		16	(1)		MFM = 0
Trount office time	461		- 8		ΦCY	
WCLK active time (high)	t ₀	80	250	350	ns	Note 4
CLK ↑ → WCLK ↓ delay	t _{CWL}	0		\$ 0	n s	μPD765AC2 only
WCLK. RDATA and WINDOW rise time	t _R			20	ns	
WCLK, RDATA and WINDOW fall time	t _F			20	ns	
Preshift deya time from WCLK	tCP	20		100	ns	
WCLK ↑ → WE ↑ delav	tcwe	20		100	ns	
WDATA delay time from WCLK 1	t _{CD}	20		100	ns	
RDATA active time (high)	t _{RDO}	40			n s	
Window cycle time	twcy		2		μS	M F M = O
			1		μS	MFM = 1
Window hold time from RDATA	t _{RDW}	15			n s	
Window setup time to RDATA	twrd	15			n s	
US _{0 1} setup time to SEEK 1	tus	12			μS	8-MHz CLK Notes 4, 5
SEEK setup time to DIR	t _{SD}	7			μS	_
Direction setup time to step 1	t _{DST}	1.0			μS	_
US _{0 1} hold time from step t	tstu	5.0			μS	-
Step active time (high)	t _{STP}	6	7	8	μS	Notes 4.5
Step cycle time	tsc	33	Note	2Note	2 μ S	_
Fault reset active time (high)	t _{FR}	8.0		10	μS	_
Write data width	twod	t ₀ - 50			ns	
US _{0, 1} hold time after seek	t _{SU}	15			μ\$	8-MHz CLK Notes 3.4.
SEEK hold time from DIR	tos	30			μS	8-MHz CLK Notes 4, 5
DIR hold time after step	tstd	2 4			μS	_
Index pulse width	tiox	4			Φ CY	,

response time INT → DACK

ineffective



AC Characteristics (cont)


AC Characteristics (cont)					
Parameter	Symbol	Min Typ	(1) Max	Unit	Conditions
RD ↓ delay from [DRQ t _{MR}	800		ns	S-MHz CLK Note 4
WR ↓ delay from DRQ	t _{MW}	250		ns	_
WR 1 or RD 1 response time from DRQ 1	^t mrw		12	μS	_

Notes:


- (1) Typical values for TA = 25°C and nominal supply voltage.
- (2) Under software control. The range is froms 1o 16ms at 8-Mhz clock period, and 2 ms to 32 ms at 4-Mhz clock period.
- (3) When one device is executing a SEEK operation, SENSE DRIVE STATUS is executed on another device.
- (4) Double these values for a 4-MHZ clock period
- (5) Thedrivesiderating has a variance of ~5Ons from the minimum

liming Waveforms

Processor Read Operation



Processor Write Operation




μPD765A/μPD765B




liming Waveforms (Cont)


Data Input Waveform for AC Test (Except CLK, WCLK)




Clock (WCLK, CLK) Input Waveform for AC Test




Clock




Operation




FDD Write Operation



Seek Operation




Overrun Operation (µPD765B Only)




FLJ Reset




FDD Read Operation



Terminal Count




Reset



liming Waveforms (Cont)

Write Clock



Index



Internal Registers

The uPD765A/uPD765B contains two registers which may be accessed by the main system processor: a status register and a data register. The 8-bit main status register contains the status information of the FDC, and may be accessed at any time. The 8-bit data register (which actually consists of four registers, ST0-ST3, in a stack with only one register presented to the data bus at a time), stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the data register in order to program or obtain the results after a particular command (table 3). Only the status register may be read and used to facilitate the transfer of data between the processor and uPD765A/ uPD765B.

The relationship between the status/data registers and the signals \overline{RD} , \overline{WR} , and $\overline{A0}$ is shown in table 1.

Table 1. Status/Data Register Addressing

	Otatao, E	utu ito;	grotor rtaurocomig	
A0	RD	WR	Function	_
0	0	1	Read main status register	_
0	1	0	Illegal	
0	0	0	Illegal	_
1	0	0	Illegal	_
1	0	1	Read from data register	_
1	1	0	Write into data register	_


The bits in the main status register are defined in table 2.

Table 2. Main Status Register

No.	Name	Function
DB0	DOB (FDD O Busy)	FDD number 0 is in the seek mode. Il any of the DnB bits is set FDC will not accept read or write command.
DB1	D1B (FDD 1 Busy)	FDD number1 is in the seek mode. If any of the DnB bits is set FDC will not accept read or write command.
DB2	D2B (FDD 2 Busy)	FDD number 2 is in the seek mode If any of the DnB bits is set FDC will not accept read or write command
DB3	D3B (FDD 3 Busy)	FDD number 3 is in the seek mode. If any of the DnB bits is set FDC will not accept read or write command
DB4	CB (FDC Busy)	A Read or Write command is in orocess. FDC will not accept any other command.
DE5	E X M (Execution Mode)	This bit is set only during execution ohase in non-DMA mode When D85 goes low, execution phase has ended and result phase has started. It operates only during non-DMA mode of operation
Œ	DIO (Data Input/Output) t	Indicates direction of data transfer be- ween FDC and data regreter If DIO=1, then transfer is from data register to the processor. If DIO=0, then transfer is from the processor to data register.
DB7	ROM (Request for Master)	Indicates data register is ready to send or receive data to or from the processor Both bits DIO and ROM should be used to perform the hand-shaking functions of "ready" and "directron" to the processor

The DIO and RQM bits in the status register indicate when data is ready and in which direction data will be transferred on the data bus. See figure 1.

Figure 1. DIO and RQM



Ę

uPD765A/uPD765B

NEC

Table 3. Status Register Identification

	Pin	
NO.	Name	Function
Status F	Register 0	
D7, [06 IC (Interrupt Code)	D7=0 and D6=0 Normal termination of command, (NT) Command was completed and properly ex- ecuted
		D7=0 and D6=1 Abnormal termination of command, (AT) Execution of command was started but was not successfully completed.
		D7=1 and D6=0 Invalid command issue, (IC) Command which was issued was never started
		D7=1 and D6=1 Abnormal termination because during command execution the ready srgnal from FDD changed state
D65 _	S E (Seek End)	When the FDC completes the Seek command, this flag is set lo 1 (high).
D4	E C (Equipment Check)	If a fault srgnal is received from the FDD, or if the track 0 srgnal falls to occur after 77 step pulses (Recalibrate Command) ther this flag is set
D3	N R (Not Ready)	When the FDD is in the not-ready state and a Read or Write command is Issued, this flag is set If a Read or Write command is issued to side 1 of a single-sided drive then this flag is set
D2	H D (Head Address)	This flag is used to indicate the state of the head at interrupt.
DI	US: (Unit Select 1)	This flag is used to indicate a drive unit number at interrupt.
D0	Us0 (Unit Select 0)	This flaa is used to Indicate a drive unit number at interrupt
Status	Register 1	
D7 	EN (End of Cylinder)	When the FDC tries to access a sector be yond the final sector of a cylinder, this flag is set
06		Not used. This bit is always 0 (low)
D	DEDNa Error)	When the FDC detects a CRC(1) error in either the ID field or the data field, this flag is
D ₅	иция Епопу	set
D4	OR (Overrun)	set If the FDC is not serviced by the host system during data transfers within a certain time interval, this flaa is set.

Table 3. Status Register Identification (cont)

	Pin						
NO.	Name	Function					
Status Re	egister 1 (cont)						
D2	ND (No Data)	During execution of Read Data. Read De- leted Data Write Data. Write Deleted Data or Scan command, if the FDC cannot find the sector specified in the IDR(2) Register, this flag is set.					
		During execution of the Read ID command. if the FDC cannot read the ID field without an error, then this flag is set.					
		During execution of the Read Diagnostic command. if the starting sector cannot be found, then this flag is set.					
D1	NV(vit Writeable)	During execution of Write Data, Write Deleted Data or Write ID command. if the FDC detect: a write protect srgnal from the FDD, then this flag is Set					
Do	MA (Missing Address Mark)	This bit is set if the FDC does not detect the IDAM before 2 index pulses It is also set if the FDC cannot find the DAM or DDAM after the IDAM is found. MD bit of ST2 is also ser at this time.					
Status Re	egister 2						
D7		Not used. This bit is always 0 (low)					
De	CM (Control Mark)	During execution of the Read Data or Scan command, if the FDC encounters a sector which contains a deleted data address mark, this flag is set Also set if DAM is found during Read Deleted Data					
D5	DD (Data Error in Data Field)	If the FDC detects a CRC error in the data field then this flag is set					
DA	W C (Wrong Cylinder)	This bit is related to the ND bit, and when the contents of C(3) on the medium is different from that stored in the IDR. this flag is set					
D3	SH (Scan Equal Hit)	During execution of the Scan command. if the condition of "equal" is satisfied, this flag is set.					
D2	SN (Scan Not Satisfied)	During execution of the Scan command, if the FD cannot find a sector on the cylin- der which meets the condition, then Chis flag is set					
DI	B C (Bad Cylinder)	This bit is related to the ND bit. and when the contents of C on the medium is different from that stored in the IDR and the contents of C is FFH. then this flag is set					
Do	MD (Missing Address Mark in Data Field)	When data is read from the medium, if the FDC cannot find a data address mark or deleted data address mark, then this flag is set					

NEC

Table 3. Status Register Identification (cont)

	Pin									
NC.	Name	Function								
Status Re	egister 3									
D7	FT (Fault)	This bit is used to indicate the status of the fault signal from the FDD.								
D6	WP (Write Protected)	This bit is used to indicate the status of the write protected signal from the FDD.								
D%	RY (Ready)	This bit is used to Indicate the status of the ready signal from the FDD.								
D4	TO (Track 0)	This bit is used to indicate the status of the track 0 signal from the FDD.								
03	TS (Two-Side)	This bit is used to indicate the status of the two-side signal from the FDD.								
D2	HD (Head Address)	This bit is used to Indicate the status of the side select signal to the FDD								
DI	US1 (Unit Select 1)	This bit is used to Indicate the status of the unit select 1 signal to the FDD.								
D0	US0 (Unit Select 0)	This bit is used to indicate the status of the unit select 0 signal to the FDD.								

Note:

- (1) CRC = Cyclic Redundancy Check
- (2) IDR = Internal Data Register
- (3) Cylinder (C) is described more fully in the Command Symbol Description.

Command Sequence


The uPD765A/uPD765B is capable of performing 15 different commands. Each command is initiated by a multibyte transfer from the processor, and the result after execution of the command may also be a multibyte transfer back to the processor. Because of this multibyte interchange of information between the uPD765A/uPD765B and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase:	The FDC receives all information required to perform a particular operation from the processor.
Execution Phase:	The FDC performs the operation it was instructed to do.
Result Phase:	After completion of the operation, status and other housekeeping information are made available to the processor.

Table 4 shows the required preset parameters and results for each command. Most commands require 9 command bytes and return 7 bytes during the result phase. The "W" to the left of each byte indicates a command phase byte to be written, and an "R" indicates a result byte. The definitions of other abbriviations used in table are given in the Command Symbol Description table.

Command Symbol Description

Communa Cymbol	Description
Name	Function
A0 (Address Line O)	A0 controls selection of main status register (A0=0) or data register (A0= 1).
(Cylmder Number)	C stands for the current /selected cylinder (track) numbers 0 through 76 of the medium
(Data)	D stands for the data pattern which is going to be written into a sector during WRITE ID operation
D7-D0 (Data Bus)	8-bit data bus, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
DTL (Data Length)	When N is defined as 00. DTL stands for the data length which users are going to read out or write into the sector
EOT (End of Track)	EOT stands for the final sector number on a cylinder Durmg read or write operations, FDC will stop data transfer after a sector number equal to EOT
GPL (Gap Length)	GPL stands for the length of gap 3. During Read / Write commands this value determines the number of bytes that VCO sync will stay low after two CRC bytes During Format command it determines the size of gap 3
(Head Address)	H stands for the logical head number 0 or 1. as specified in ID field
HD(Hzz)	HD stands for a the physical head number 0 or and controls the polarity of pin 27 (H = HD in all command words)
HLT (Head Load Time)	HLT stands for the head load time in the FDD (2 b 254 ms in 2 ms Increments).
HUT (Head Unload Time)	HUT stands for the head unload time after a Read or Write operation has occurred (16 to 240 ms in 16 ms Increments)
M F (FM or MFM Mode)	If MF is low, FM mode is selected, and if it is high, MFM mode is selected
M T (Multitrack)	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
N (Number)	N stands for the number of data bytes written in a sector
NCN (New Cylinder Number)	NCN stands for a new cylinder number which is going to be reached as a result of the seek operation; desired position of head
N D (Non-DMA Mode)	ND stands for operation in the non-DMA mode
PCN (Present Cylinder Number)	PCN stands for the cylinder number at the completion of Sense Interrupt Status command, position of head at present time
Record)	R stands for the sector number which will be read or written
R/W (Read/Write)	R/W stands for either Read (R) or Write (W) signal
S C (Sector)	SC indicates the number of sectors per cylinder
S K (Skip)	SK stands for skip deleted data address mark





Command Symbol Description (cont)

Name	Function
SRT (Step Rate Time)	SRT stands for the steooino rate for the FDD (1 to 16 ms in 1 ms increments). Stepping rate applies to all drives (FH=1ms, EH=2ms, etc.).
STO-ST3 (Status O-3)	STO-ST3 stands for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by Ao=0). STO-ST3 may be read only after a command has been executed and contains information relevant to that particular command

Command Symbol Description (cont)

Name	Function
STP	During a scan operation if STP=1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP=2, then alternate sectorsare read and compared
USO, USI (Unit Select)	US stands for a selected drive number 0 or ■3

Table 4. Instruction Set (Notes 1,2)

					Instructio					
Phase	R/W	D7	D6	D5	D4	D3	D2	D1	D0	Remarks
Read Data										
Command	W	MT	MF	Sk		0		1	0	Command codes
	W	Χ	Χ	Χ	Χ	Χ	HD	UST	US0	(Note 3)
	W								→	Sector ID information prior to command execution The 4 bytes
	W									are compared against header on floppy disk.
	W									
	W									
	w									
	w									
Execution										Data transfer between the FDD and main system
Result	R				ST	0 —			→	Status Information after command execution
	R				S	Г1 —				
	R				S	Γ2 —				
	R				,				-	Sector ID Information after command execution
	R				-					
	R					R—				
	K									
Read Deleted Da	ta									
Command	W	MT	MF	S			1 1	-	0	Command codes
	W	Χ	Χ	Χ	Χ	Χ	HD	US,	US0	
	W				-	_			→	Sector ID rnformation prior to command execution The 4 bytes
	W					1			→	are compared against header on floppy disk
	W									
	W									
	w				G	PL _				
	W									
Execution										Data transfer between the FDD and main system
Result	R				S1	0 -				Status information after command execution
	R									
	R				s	T 2 🗕				
	R								→	Sector ID information after command execution
	Ŗ									
	K	-				1				
	irk									

- Note:
 (1) Symbols used in this **table** are described at the end of this section (2) A0 should equal 1 for all operations.
 (3) X = Don't care, usually made to equal 0.

uPD765A/uPD765B

NEC

Table 4. Instruction Set (Notes 1,2) (cont)

				ir	nstructio					
Phase	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do	Remarks
Write Data										
Command	W	MT	MF	0	0	0		0	1	Command codes
	W	X	Χ	Χ		x	HD	US ₁	US_0	Sector ID information prior to command execution. The 4 byte
	w	-							-	are compared against header on floppy disk.
	W				R					are compared against neader on noppy disk.
	W				 N					
	W				— EÖ — GP	'				
	w					i —				
Execution										Data transfer between the main system and FDD
Result	R				ST	0 —				Status information after command execution
	R				— ST	1 —				Status memananana sommana sossation
	R				<u> </u>	2 —				
	R				-					Sector ID information after command execution
	R									
	Ř				+					
Write Deleted Data										
Command	W	MT	MF	0	0	1		0	1	Command codes
	W	Χ	Χ	Χ	Χ .	X	HD	US,	US _O	Sector D Information prior to commang execution. The 4 bytes
	W				, Li				<u> </u>	are compared against header on floppy disk
	W				D.					are compared against neader on noppy disk
	W -	р -		-	- N					
	W				—— E0	— —				
	W W				DT					
Execution										Data transfer between the FDD and main system
Result	R	_			<u> </u>	0 —			→	Status information after command execution
	R				ST					
	R				SŢ	2 —				Costes ID information often command area disc
	Ř R				Ų				<u> </u>	Sector ID information after command execution
	Ř				—— Ř					
	R				N					
Read Diagnostic										
Command	W W	0 X	MF X	SK X	0 X	0 X	0 HD	1 US ₁	o US _O	Command codes
	w			^	<u>^</u> _	^	טוו	001	——→	Sector IDinformation prior to command execution
	W				-					F
	W				D.					
	W				E0	т				
	W					: <u> </u>				
	w	←—			DT	ī —				
Execution										Data transfer between the FDD and main system — FDC reads al data fields from index hole to EDT.
Result	R					0 —				Status information after command execution
	R				<u> </u>					
	R				— s`	T 2—				Sector ID Information after command execution
	R R				ŀ					Sector to information after confiniant execution
	R				F					
	R									

μ PD765A $I\mu$ PD765B



					instructi	on Co	ode			
Phase	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Remarks
Read ID										
Command	W W	0 X	MF X	0 X	X 0	X 1	HD 0	1 US,	0 US ₀	Command codes
Executron										The first correct ID information on the cylinder IS stored In data register.
Result	R	_								Status information after command execution
	R R				<u> </u>	T1 -			$\overline{}$	
	Ř								-	Sector ID information read during executron phase from flopp
	Ŗ					R—				disk.
	R R					N N				
Write ID (Format)										
Command	W	0 X	MF X	X 0	x 0	1 X	1 HD	0 US,	1 US ₀	Command codes
	W		^	^	^	^	нυ	US,		Bytes/sector
	W					 S C —				Sectors/track
	W W					iPL —				Gap3 Filler byte
Execution	W					Ü				FDC formats an entire track.
Result	R					Tn _				
Kesuit	Ŕ				_	ST1 —				Status information after command execution
	R				<u> </u>	T2 -				
	R R					Ú U				In this case, the ID information has no meaning
	R									
	R					Ņ				
Scan Equal Command	W	MT	MF	Sł	/ 1	() 0	0	1	Command codes
Command	W	X	X	Х	X		HD	US,	US ₀	Command codes
	W					C				Sector ID information prior to command execution
	W					D.				
	W					Ŋ				
	W									
	W W					GPL — GTO —				
Execution										Data compared between the FDD and main system
Result	R				5	ST0 —				Status information after command execution
	R					ST1 — ST2 —				
	R R				ა	12 -				Sector ID information after command execution
	Ŕ					İ				2 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
	fl					R-				

Note: (1) Symbols used $|\mathbf{n}|$ this table are described at the end of this section (2) \mathbf{A}_0 should equal 1 for all operations. (3) $\mathbf{X} = \mathbf{D}\mathbf{n}'$ care, usually made to equal 0.



μ PD765A $I\mu$ PD765B

					nstructio					
Phase	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Remarks
Scan Low or Equal										
Command	w	MT X	MF X	SK X	(1 (X)	1	0	0	1	Command codes
	W	<u> </u>	^	^	^ /	. г	łD	US,	US ₀	Sector ID information prior to command execution
	W				i					Social is intermitted by the comment of the comment
	W				R					
	W W				F.O.					
	w				GPI					
	W	-			STF					
Execution										Data comoared between the FDD and main system
Result	R				ST					Status information after command execution
	R R				— ST [*] — ST					
	Ř									Sector ID Information after command execution
	R	-			Ĥ					
	R				— R	-				
Scan High or Equal										
Command	W	MT	MF	Sk	<u> </u>	1	1	0	1	Command codes
oommana .	w	Х	Χ	Х			HD .	US,	US_0	3311114114 33433
	W	-			C					Sector ID information prior to command execution
	W W				R					
	W				N					
	W				— ED					
	W				GPI —— ST					
Execution										Data compared between the FDD and Main system
Result	- R				ST (Status Information after command execution
Nosuit	Ř				— ST1					Status mismation after command succession
	R				— sta	_				
	R R				i i				<u> </u>	Sector ID information after command execution
	R				R					
	R				<u> </u>					
Recalibrate										
Command	W	0	0	0	I	ູງ	0	US ₁	1 USը	Command codes
F	W	Х	Х	Х	Х	Х	U	001	USN	Head retreated to treat 0
Execution	_									Head retracted to track 0
Sense Interrupt Statu									•	O
Command	W	0	0	0	0	1	0	0	0	Command codes
Result	R R				ST (<u> </u>	Status Information about the FDC at the end of seek operation
Specify										
Command	W	0	0	0	0	0	0	1	1	Command codes
	W	-	-	RT				UT —	_	Communa Couco
	W				- HLT -			<u> </u>	ND	
Sense Drive Status										
Command	W	0	0	0	0	D	_ 1	0	0	Command codes
	W	X	Х	Х	X X		łD	US,	USn	
Result	R				ST3					Status information about FDD

μ PD765A $I\mu$ PD765B



Table 4. Instruction Set (Notes I, 2) (cont)


					instructi					
Phase	R/W	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Remarks
Version										
Command	W	Х	Х	Х	1	0	0	0	0	Command codes
Result	R				— ST	0 —			-	90H Indicates 7658 80H indicates 765A / A-2
Seek										
Command	W W W	0 X	0 X	X	X NO		1 HD	1 US,	US ₀	Command code
Execution										Head is positioned over proper cylinder on diskette
Invalid										
Command	W				- Invalid	Codes				Invalid Command codes (No op- FDC goes Into state)
Result	R				S1	ΓO —				ST0=80H

- (1) Symbols used in this table are described at the end of this section.
 (2) A₀ should equal 1 for all operations.
 (3) X = Don't care, usually made to equal 0.

System Configuration

Figure 2 shows an example of a system using a $\mu PD765A/B$.

Figure 2. System Configuration





Data Format

Figure 3 shows the data transfer format for the $\mu PD765A$ and $\mu PD765B$ in FM and MFM modes. Figure 4 shows VCO Sync timing.

Figure 3. Data Format





Figure 4. VCO Sync Timing



Ľ