

# high performance needs great design.

Datasheet: AS8510 Data Acquisition Device for Battery Sensors

Please be patient while we update our brand image as austriamicrosystems and TAOS are now ams.

# AS8510 Data Acquisition Device for Battery Sensors



# 1 General Description

The AS8510 is a virtually offset free, low noise, two channel measurement device. It is tailored to accurately measure battery current from mA range up to kA range in conjunction with a 100  $\mu\Omega$  shunt resistor in series with the battery rail. Through the second measurement channel it enables capture of, either battery voltage synchronous with the current measurement, or, measure the analog output of an internal or external temperature sensor. Both channels are matched and can either measure small signals up to  $\pm 160 \text{ mV}$  versus ground, through programmable gain amplifier or larger signals in the 0 to 1V range without the amplifier.

After analog to digital conversion and digital filtering, the resulting 16-bit digital words are accessible through 4-wire standard serial interface. The device includes a number of additional features explained in the next section.

# 2 Key Features


- 3.3V supply voltage
- Two High resolution 16 bit  $\Sigma$ - $\Delta$  A/D converters
- Programmable sampling to enable data throughputs from less than 1Hz to 8kHz
- Zero Offset for both channels
- Independent control of data rate on both channels
- Precision, low noise, programmable gain amplifiers for both channels with gains 5, 25, 40, 100 to support wide dynamic ranges.

 Option for multiplexing either one differential input, or two single ended inputs or the internal temperature sensor on one channel

- Programmable current source for external temperature sensor connectable to any of the inputs
- High precision and high stability 1.2V reference voltage source
- Digital signal processing with filter options for both channels
- Four operating modes providing
  - Continuous data acquisition (or)
  - Periodic single-shot acquisition, (or)
  - Continuous acquisition on threshold crossing of programmed current levels (or)
  - A combination of the above
- On chip high-precision 4MHz RC oscillator or option for external clock
- -40°C to +125°C ambient operation
- AEC Q100 automotive qualified
- Internal chip ID for full traceability
- SSOP-20 pin package

# 3 Applications

The AS8510 is ideal for shunt based batteries sensor. For high-side current sensing, the input signal may be conditioned using *ams* device AS8525 before applying to this device.





# Contents

1	General Description	1
2	Key Features	1
3	Applications	1
4	Pin Assignments	4
	4.1 Pin Descriptions	4
5	Absolute Maximum Ratings	
	Electrical Characteristics	
•	6.1 Operating Conditions	
	6.2 DC/AC Characteristics for Digital Inputs and Outputs	
	6.3 Detailed System and Block Specifications	
	6.3.1 Electrical System Specifications	
	<ol> <li>6.4 Current Measurement Ranges (across 100μΩ shunt resistor)</li> </ol>	
	6.4.1 Differential Input Amplifier for Current Channel	
	6.4.2 Differential Input Amplifier for Voltage Channel	
	6.4.3 Sigma Delta Analog to Digital Converter	
	6.4.4 Bandgap Reference Voltage	
	6.4.5 Internal (Programmable) Current Source for External Temperature Measurement	. 13
	6.4.6 CMREF Circuit (VCM)	. 13
	6.4.7 Internal AVDD Power-on Reset	
	6.4.8 Internal DVDD Power-on Reset	
	6.4.9 Low Speed Oscillator	
	6.4.10 High Speed Oscillator	
	6.4.11 External Clock 6.4.12 Internal Temperature Sensor	
	6.5 System Specifications	
7	Detailed Description	
1	•	
	7.1 Current Measurement Channel	
	7.2 Voltage/Temperature Measurement Channel	
	7.3 Digital Implementation of Measurement Path	
	7.4 Modes of Operation 7.4.1 Normal Mode 1 (NOM1)	
	7.4.1 Normal Mode 2 (NOM2)	
		. 20
	7.4.4 Standby Mode2 (SBM2)	
	7.5 Reference-Voltage	21
	7.6 Oscillators	21
	7.7 Power-On Reset	21
	7.8 4-Wire Serial Port Interface	22
	7.8.1 SPI Frame	
	7.8.2 Write Command	
	7.8.3 Read Command	. 24
	7.8.4 Timing	. 25
	7.8.5 SPI Interface Timing	. 26




7.9 Control Register	27
7.9.1 Standby Mode - Power Consumption	37
7.9.2 Initialization Sequence at Power ON	38
7.9.3 Soft-reset of Device Using Bit D[7] of Reset Register 0x09	39
7.9.4 Soft-reset of the Measurement Path Using Bit D[7] of Reset Register 0x09	39
7.9.5 Reconfiguring Gain Setting of PGA	40
7.9.6 Configuring the Device During Normal Mode	40
7.10 Low Side Current Measurement Application	41
8 Package Drawings and Markings	42
8.1 Recommended PCB Footprint	43
9 Ordering Information	45

***	***	
000		

# 4 Pin Assignments

Figure 2. Pin Assignments (Top View)



# 4.1 Pin Descriptions

Table 1. Pin Descriptions

Pin Number	Pin Name	Pin Type	Description	
1	RSHH	Analog input	Positive Differential input for current channel	
2	RSHL	Analog input	Negative differential input for current channel	
3	REF		Internal reference voltage to sigma-delta ADC; connect 100nF to AVSS from this pin.	
4	VCM	Analog output	Common Mode voltage to the internal measurement path; connect 100nF to AVSS from this pin.	
5	AVDD	Cumply and	+3.3V Analog Power-supply	
6	AVSS	Supply pad	0V Power-supply analog	
7	ETR		Voltage channel single ended input	
8	ETS	Analog input	Voltage channel single ended input	
9	VBAT_IN	Analog input	Battery voltage (high) input	
10	VBAT_GND		Battery voltage (low) input	
11	CS	Digital input with pull-up	Chip select with an internal pull-up resistor (SPI Interface)	
12	SCLK	Digital input	Clock signal (SPI Interface)	
13	SDO	Digital output	Serial Data Input (SPI Interface)	



# Table 1. Pin Descriptions

Pin Number	Pin Name	Pin Type	Description
14	DVSS	Cupply pod	0V Digital Ground
15	DVDD	Supply pad	+3.3V Digital Supply
16	CHOP_CLK	Dicital as day d	Chop Clock used in High side measurements to synchronize external chopper. (As an example, when AS8525 is used to condition the input signal to the input range of AS8510, the chop clock is used by AS8525.)
17	MEN	Digital output	Digital output issued during the Standby Mode (SBM) to signal the short duration of data sampling. This signal is useful in the case of a High Side Measurement application. (For example: This signal is used by AS8525 device to wake-up and enable the measurement path.)
18	SDI	Digital input	Data signal (SPI Interface)
19	CLK	Digital I/O	By default this pin is the internal clock output which can be used by a Microcontroller. The internal clock may also be disabled as an output by programming Register 08. To use an external Clock, Register 08 has to be programmed.
20	INT	Digital output	Active High Interrupt to indicate data is ready



# 5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 7 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Min	Max	Units	Notes
Electrical Parameters				
DC supply voltage (AVDD and DVDD)	-0.3	5	V	
Input voltage (VIN)	-0.3	AVDD + 0.3 DVDD + 0.3	V	
Input current (latchup immunity) (I <sub>SCR</sub> )	-100	100	mA	AEC - Q100 - 004
Electrostatic Discharge				-
Electrostatic discharge (ESD) all pins		±2	kV	AEC - Q100 - 002
Continuous Power Dissipation				-
Total power dissipation (all supplies and outputs) ( $P_{t}$ )		50	mW	SSOP20 in still air, soldered on JEDEC standard board @ 125° ambient, static operation with no time limit
Temperature Ranges and Storage Conditio	ns			-
Storage temperature (T <sub>STRG</sub> )	-50	125	°C	
Junction temperature (TJ)		130	°C	
Thermal resistance (RthJC)		80	K/W	JEDEC standard test board, 0 air velocity
Package body temperature (T <sub>BODY</sub> )		260	°C	Norm: IPC/JEDEC J-STD-020 The reflow peak soldering temperature (body temperature) is specified according IPC/ JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin (100% Sn).
Humidity non-condensing	5	85	%	

#### Table 2. Absolute Maximum Ratings

***	:::
00000	 

# 6 Electrical Characteristics

# 6.1 Operating Conditions

Table 3. Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Units
AVDD	Positive analog supply voltage		3.0	3.6	V
AVSS	0V Ground		0	0	V
A - D	Difference in analog and digital supplies			0.1	V
DVDD	Positive digital supply		2.97	3.63	V
DVSS	0V Digital Ground		0	0	V
T <sub>AMB</sub>	Ambient temperature		-40	125	°C
I <sub>SUPP</sub>	Supply current			5.5	mA
f <sub>CLK</sub>	System clock frequency <sup>1</sup>			4.096	MHz

1. Nominal clock frequency from external or internal oscillator.

# 6.2 DC/AC Characteristics for Digital Inputs and Outputs

All pull-up and pull-down have been implemented with active devices. SDO has been measured with 10pF load.

Table 4. INT

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>LEAK</sub>	Tri-state leakage current		-1		+1	μA
V <sub>OH</sub>	High level output voltage		2.5			V
V <sub>OL</sub>	Low level output voltage				0.4	V
lo	Output Current				4	mA

Table 5. CS Input

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
VIH	High level input voltage		2.0			V
V <sub>IL</sub>	Low level input voltage				0.8	V
I <sub>LEAK</sub>	Input leakage current		-1		+1	μA
lpu	Pull up current	CS pulled to DVDD = 3.3V	-150		-15	μA

Table 6. SDI

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	High level input voltage		2.0			V
VIL	Low level input voltage				0.8	V
I <sub>LEAK</sub>	Input leakage current		-1		+1	μA

000		
		000
0000	0000	

Table 7. SDO Output

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
V <sub>OH</sub>	High level output voltage	Isource = 8mA	2.5			V
V <sub>OL</sub>	Low level output voltage	lsink = 8mA			0.4	V
lo	Output Current				8	mA

Table 8. CHOP\_CLK Output

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OH</sub>	High level output voltage		2.5			V
V <sub>OL</sub>	Low level output voltage				0.4	V
lo	Output Current				4	mA

Table 9. CLK I/O with Input Schmitt Trigger and Output Buffer

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	High level input voltage	DVdd = 3.3V	2.4			V
V <sub>IL</sub>	Low level input voltage	DVDD = 3.3V			1.0	V
I <sub>LEAK</sub>	Input leakage current		-1		+1	μA
I <sub>PD</sub>	Pull down current	CLK pulled to DVSS	10		100	μA
lo	Output Current				4	mA
V <sub>OH</sub>	High level output voltage		2.5			V
V <sub>OL</sub>	Low level output voltage				0.4	V

Table 10. SCLK with Input Schmitt Trigger

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIH	High level input voltage	DVdd = 3.3V	2.4			V
V <sub>IL</sub>	Low level input voltage	DVdd = 3.3V			1.0	V
I <sub>LEAK</sub>	Input leakage current		-1		+1	μA

Table 11. MEN Output

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OH</sub>	High level output voltage		2.5			V
V <sub>OL</sub>	Low level output voltage				0.4	V
lo	Output Current				2	mA

0000	
0000	

# 6.3 Detailed System and Block Specifications

# 6.3.1 Electrical System Specifications

Table 12. Electrical System Specifications

Symbol	Parameter	Min	Тур	Max	Units	Notes
IDD <sub>NOM</sub>	Current consumption normal mode		3	5.5	mA	
IDD <sub>SBM</sub>	Current consumption standby mode		40		μΑ	Average of NORMAL Mode Power consumption over a period of 10sec when the device is in STANDBY Mode

# 6.4 Current Measurement Ranges (across $100\mu\Omega$ shunt resistor)

Table 13. Current Measurement Ranges

Symbol	Parameter	I <sub>max</sub> [A]	V <sub>sh</sub> [mV]	PGA Gain Nominal	Data Rate (f <sub>OUT</sub> )	V <sub>INADC</sub> 1 [mV]	PSR <sup>2</sup> [dB]
110	Input current range of 10A in NOM	±10	±1	100	@ 1 kHz	±100	60
1200	Input current range of 200A in NOM	±200	±20	40	@ 1 kHz	±800	60
1400	Input current range of 400A in NOM	±400	±40	25	@ 1 kHz	±1000	60
11500	Input current range of 1500A in NOM	±1500	±150	5	@ 1 kHz	±750	60
11	Input current range of 1A in SBM <sup>3</sup>	±1	±0.1	100	@ 1 Hz	±10	60
110	Input current range of 10A in SBM $^{3}$	±10	±1	100	@ 1 Hz	±100	60
1200	Input current range of 200A in SBM $^{3}$	±200	±20	40	@ 1 Hz	±800	60

1. V<sub>INADC</sub> = V<sub>sh</sub> \* Gain, gain deviations to be considered according to Table 15 and Table 16.

2. AVDD, DVDD of 3.3V with ±5% variation.

3. For low power current monitoring, single shot measurement is performed with internal oscillator.

Note: The Data Rate at the output can be calculated according to the formula:

fsout=2\*fchop /R2 (R2 is down sampling ratio taking values 1, 2, 4 up to 32768 as powers of 2)

Table 14. Valid Combinations of the Chopper Clock, Oversampling Clock and Decimation Ratios

Over Sampling Frequency	Chopper Frequency	Decimation Ratio
1.024MHz	2kHz	64
2.048MHz	2kHz	64
2.048MHz	2kHz	128
2.048MHz	4kHz	64

0000	
0000	000

# 6.4.1 Differential Input Amplifier for Current Channel

Table 15. Differential Input Amplifier for Current Channel

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Vin_AMP	Input voltage range	RSHH and RSHL	-160		+160	mV
I <sub>IN</sub> _AMP	Input current <sup>1, 11</sup>	RSHH and RSHL@ +160mV input voltage at 125℃ with PGA	-50	2	50	nA
ICM	Absolute input voltage range <sup>2</sup>			-160 +300		mV
G = G1	Gain1 <sup>3, 4, 9</sup>	110		100		
G = G2	Gain2 <sup>3, 4, 9</sup>	1200		40		
G = G3	Gain3 <sup>3, 4, 9</sup>	1400		25		
G = G4	Gain4 <sup>3, 4, 9</sup>	11500		5		
е	Gain deviation	i = 1, 2, 3, 4	0.9 * Gi		1.1 * Gi	
f <sub>P</sub> _AMP	Pole frequency 4, 5		15			kHz
εT1	Gain drift with temperature <sup>6</sup>	-20°C to +65°C Gain 5, 25, referenced to room temperature			±0.3	%
V <sub>OSDRIFT</sub>	Offset drift with temperature 7, 10			350		μV
V <sub>os</sub>	Input referred offset 7, 10	After trim, for temperature range -20 to +65°C			350	μV
V <sub>os_ch</sub>	·P	Chopping enabled		0		LSB
V <sub>Ndin</sub>	Noise density 4,8			25		nV/√Hz
THD	Total harmonic distortion	For 150 Hz input signal		70		dB

Notes:

- 1. Leakage test accuracy is limited by tester resource accuracy and tester hardware.
- 2. For gain 100 PGA input common mode is 0V and the minimum supply is 3.15V.
- 3. The measurement ranges are referred only by the gain of input amplifier, while other parameters such as bandwidth etc. are programmed independently.
- 4. This parameter is not measured directly in production. It is measured indirectly via gain measurements of the whole path. It is guaranteed by design.
- 5. Pole frequency of input amplifier changes with GAIN. The number is valid for the gain at G1, while the bandwidth will be higher for other ranges. This parameter is not measured in production.
- 6. Based on device evaluation. Not tested.
- 7. These offsets are cancelled if chopping enabled (default).
- 8. Noise density calculated by taking system bandwidth as 150Hz.
- 9. Refer to Measurement Ranges shown in Table 13.
- 10. No impact on the measurement path. If the chopping is enabled, both the offset and offset drift will be eliminated.
- 11. For negative input voltages up to -160mV below ground, Input leakage is typically -20nA @ 65°C due to forward conductance of protection diode.

0000	
	000

# 6.4.2 Differential Input Amplifier for Voltage Channel

Table 16. Differential Input Amplifier for Voltage Channel

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
VIN_AMP	Input voltage range <sup>1, 10</sup>		-160		+160	mV
I <sub>IN_AMP</sub>	Input current <sup>2, 10</sup>	VBAT_IN, ETR, ETS @ +160mV input voltage at 125°C with PGA	-50	2	50	nA
ICM	Absolute input voltage range <sup>3</sup>			-160 +300		mV
G = G1	Gain1 <sup>4, 5</sup>			100		
G = G2	Gain2 <sup>4,5</sup>			40		
G = G3	Gain3 <sup>4, 5</sup>			25		
G = G4	Gain4 <sup>4, 5</sup>			5		
е	Gain deviation	i = 1, 2, 3, 4	0.9 * Gi		1.1 * Gi	
f <sub>P_AMP</sub>	Pole frequency 5, 6		15			kHz
V <sub>NDIN</sub>	Noise density <sup>5, 7</sup>			25		nV/√Hz
THD	Total harmonic distortion	For 150Hz input signal		70		dB
ετ1	Gain drift with temperature <sup>8</sup>	-20°C to +65°C Gain 5, 25, referenced to room temperature			±0.3	%
V <sub>OS</sub>		After trim at +65°C			350	μV
V <sub>os_ch</sub>	Input referred offset <sup>9</sup>	Chopping enabled		0		LSB
V <sub>OSDRIFT</sub>	Offset drift with temperature <sup>9</sup>			350		μV

#### Notes:

- 1. Input for the voltage channel can be as high as 1220mV, in this high input case PGA will be bypassed.
- 2. Leakage test accuracy is limited by tester resource accuracy and tester hardware, especially at low temperatures due to condensing moisture.
- 3. For gain 100 PGA input common mode is 0V and the minimum supply is 3.15V.
- 4. The measurement ranges are referred only by the gain of input amplifier, while other parameters such as bandwidth etc. are programmed independently.
- 5. This parameter is not measured directly in production. It is measured indirectly via gain measurements of the whole path. It is guaranteed by design.
- 6. Pole frequency of input amplifier changes with changing the GAIN. The number is valid for the gain at G1, while the bandwidth will be higher for other ranges. This parameter is not measured in production.
- 7. Noise density calculated by taking system bandwidth as 150Hz.
- 8. Based on device evaluation. Not tested.
- 9. No impact on the measurement path. If the chopping is enabled, both the offset and offset drift will be eliminated.
- 10. For negative input voltages up to -160mV below ground, Input leakage is typically -20nA @ 65°C due to forward conductance of protection diode.

0000	
0000	

# 6.4.3 Sigma Delta Analog to Digital Converter

Table 17. Sigma Delta Analog to Digital Converter

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
VREF	Reference voltage <sup>6</sup>			1.225		V
VINADC	Input range <sup>1</sup>	At V <sub>ref</sub> = 1.22V	0		±1.22	V
R1	Oversampling ratio/Decimation Ratio <sup>2</sup>		64	128	128	
f <sub>ovs</sub>	Oversampling frequency <sup>3</sup>			1024/ 2048		kHz
RES	Number of bits				16	bits
BW	Bandwidth <sup>4</sup>		1		500	Hz
S/N	Signal to noise ratio <sup>5</sup>			90		dB

#### Notes:

- 1. Production test at ±800mV. Maximum VIN can be 1.22V with VREF=1.225V.
- 2. Programmable. It is defined with respect to the first decimator in the  $\Sigma\Delta$  ADC.
- 3. Programmable: Internal clock is 1024/2048 kHz; external clock max is 8192 kHz.
- Dependent on fovs, R1 and R2. The bandwidth is calculated according to the formula: BW=fovs/(2\*R1\*R2); the sampling frequency at the output of the A/D converter is 2\*BW.
- 5. Defined at maximum input signal, BW=500 Hz (1Hz to 500 Hz), fovs=1024 kHz, R1=64, fchop=2 kHz and R2=2.
- 6. Reference voltage might be forced from external.

#### 6.4.4 Bandgap Reference Voltage

Table 18. Bandgap Reference Voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VREFTRIM	Reference Voltage after trim <sup>1, 2</sup>	Trim at 65°C		1.225		V
V <sub>REFACC</sub>	Reference Voltage Initial Accuracy <sup>1, 2</sup>	At 65°C			±3.5	mV
VREFDRIFT F	Reference Voltage Temperature drift	Temperature range -20 to 65 °C			±0.4	%
		Temperature range -40 to 125 °C		+0.4/ -0.6		%
$PSRR_{REF}$	PSR @ dc			80		dB
SUT <sub>AVDD</sub>	Start Up Time with supply ramp <sup>3</sup>			5		ms
SUT <sub>PD</sub>	Start Up Time from power down <sup>3</sup>				1	ms
R <sub>NDVREF</sub>	Output resistance of band gap			500	1000	Ω
V <sub>NDVREF</sub>	Bandgap reference thermal noise density <sup>3</sup>				300	nV/√Hz
CL <sub>VREF</sub>	Output Capacitor (Ceramic)			100		nF
ESR <sub>VREF</sub>			0.02		1	Ω

#### Notes:

- 1. Accuracy at 65°C.
- 2. No DC current is allowed from this pin.
- 3. This is a design parameter and not production tested.

	 000
00000	 

# 6.4.5 Internal (Programmable) Current Source for External Temperature Measurement

Table 19. External Temperature Measurement

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>CURON</sub>	5-bit current source enabled <sup>1</sup>	5-bit programmable current source	0	270	320	μA
ICUROFF	5-bit current source disabled	Limited by leakage		10		nA
T <sub>K_CS</sub>	Temperature coefficient of current source <sup>2</sup>			1000		ppm ∕°K
V <sub>MAXETR</sub>	Voltage on pin ETR <sup>3</sup>				1000/G	mV
VMAXETRMOD	Max voltage on pin ETR when PGA is bypassed <sup>4</sup>				1.22	V
V <sub>MAXETS</sub>	Voltage on pin ETS for resistor sensor <sup>3</sup>				1000/G	V
VMAXETSMOD	Max. Voltage on pin ETS when PGA is bypassed <sup>5</sup>				1.22	V

#### Notes:

- 1. Current value can be programmed in steps of 8µA from 0 to 256µA with a process error of 30%.
- 2. Temperature coefficient is not important since external temperature measurement is a 2 step measurement. The value specified is guaranteed by design and will not be tested in production.
- 3. Maximum voltage on pin ETR (reference) can be calculated by given formula, where G is the gain of PGA (G=100).
- 4. Maximum voltage on pin ETR, if PGA is bypassed.
- 5. Maximum voltage on pin ETS, if PGA is bypassed.

#### 6.4.6 CMREF Circuit (VCM)

Table 20. CMREF Circuit

Symbol	Parameter	Min	Тур	Мах	Units
V <sub>VCM</sub>	Output voltage	1.6	1.7	1.8	V
CL	Load capacitance		100		nF

#### 6.4.7 Internal AVDD Power-on Reset

Table 21. Internal AVDD Power-on Reset

Symbol	Parameter	Min	Тур	Мах	Units
V <sub>PORHIA</sub>	Power On Reset Threshold	2.2	2.4	2.6	V
t <sub>pora</sub>	POR time - The duration from Power ON till the time, internal Power On Reset signal goes HIGH <sup>1</sup>	1			μs
I <sub>PORA</sub>	Current consumption in POR block <sup>2</sup>		1.5		μΑ

1. POR pulse is always longer than tPORA whatever the slope of the supply.

2.  $I_{PORA}$  can not be switched off.

***		
000		
		000
		000
	0000	000

# 6.4.8 Internal DVDD Power-on Reset

Symbol	Parameter	Min	Тур	Мах	Units
V <sub>PORHID</sub>	Power On Reset Threshold	2.2	2.4	2.7	V
V <sub>HYST</sub>	Hysteresis <sup>1</sup>	0.2	0.25	0.4	V
t <sub>PORD</sub>	POR time - The duration from Power ON till the time, internal Power On Reset signal goes HIGH <sup>2</sup>	1			μs
I <sub>PORD</sub>	Current <sup>3</sup>		1.5		μA

1.  $V_{PORLO} = V_{PORHI} - V_{HYST}$  where  $V_{PORLO}$  is the lower threshold of POR.

2.  $V_{PORLO} = V_{PORHI} - V_{HYST}$  where  $V_{PORLO}$  is the lower threshold of POR.

3.  $I_{PORD}$  can not be switched off.

#### 6.4.9 Low Speed Oscillator

Table 23. Low Speed Oscillator

Symbol	Parameter	Min	Тур	Мах	Units
$f_{LS}$	Frequency		262.144		kHz
f <sub>LS_ACC</sub>	Accuracy		± 7		%
I <sub>LS</sub>	Supply current		5		μA

#### 6.4.10 High Speed Oscillator

Table 24. High Speed Oscillator

Symbol	Parameter	Min	Тур	Мах	Units
f <sub>HS</sub>	Frequency		4.096		MHz
<b>f</b> <sub>HSACC</sub>	Accuracy <sup>1, 2</sup>		±4		%
I <sub>HS</sub>	Supply current		300		μA

#### Notes:

- 1. Accuracy after trimming.
- 2. Accuracy for limited temperature range of -20 to 65 °C.

# 6.4.11 External Clock

Table 25. External Clock

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
f <sub>clkext</sub>	Clock frequency			2048/ 4096/ 8192		kHz
DIV <sub>CLKEXT</sub>	Clock division factor	to be programmed in Register 08 CLK_REG through the serial bus SPI.		2/4/8		
DC <sub>CLKEXT</sub>	Duty Cycle of external clock		40		60	%

****** ***	

# 6.4.12 Internal Temperature Sensor

Table 26. Internal Temperature Sensor

Symbol	Parameter Conditions		Min	Тур	Max	Units
T <sub>INTRNG</sub>	Temperature sensor range		-40		125	°C
$\Delta_{\text{TIN}}$	Temperature measurement accuracy			3		°C
T <sub>INTSLP</sub>	Temperature sensor slope	Guaranteed by design; at PGA gain 5 which is the recommended Gain for internal temperature measurement.		27		Digits/C
TINT65G5	Temperature sensor output at gain 5		40660	41807	43012	Digits

# 6.5 System Specifications

Table 27. System Specifications

Symbol	Parameter	Min	Тур	Мах	Units
۱ <sub>s</sub>	Channel to channel isolation <sup>1</sup>			-90	dB
At	Difference in channel to channel attenuation @600Hz <sup>1,2</sup>			3	dB
Ph	Difference in phase shift between the two channels @600Hz <sup>1,2</sup>			5	Deg

# System Measurement Error Budget for Voltage and Current Channel.

Temperature Range: -20°C to +65°C; Output data rate is 1kHz, VCC = 3.3V, chopping enabled.

Table 28. System Measurement Error Budget for Gains 5 and 25

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Err	System measurement error <sup>3, 4</sup>			±0.5	±0.8	%
	Measurement error due to PGA gain drift	From device evaluation			±0.3	%
	Measurement error due to VREF drift6				±0.4	%
	Measurement error due to non-linearity of PG	Tested by distortion measurements			±0.025	%

#### Notes:

1. These specifications are defined by taking one channel as reference and measured on the other channel.

- 2. Guaranteed by design.
- 3. System measurement error due to noise, individual block parameter drifts and non linearity. Based on evaluation, not tested.
- 4. System error due to offset is neglected because of chopper architecture.



# 7 Detailed Description

The AS8510 consists of two independent high resolution 16-bit SD analog to digital conversion channels. The measurement path of these two channels integrates a programmable gain amplifier, chopper and de-chopper, sigma-delta modulator, decimator and a digital filter for simultaneous measurement of Current and Voltage/Temperature.

The two measurement channels, namely the Current and Voltage/Temperature measurement channels have identical data path.

The input signal is amplified in the Programmable Gain Amplifier (PGA) with any of the selected gains of 1, 5, 25, 40 and 100 facilitating measurement of a wide range of Current, voltage and temperature levels. Gain Settings for different input ranges and any associated restrictions are explained in the Table 13.

Offset in the measurement path is minimized with the use of a chopper and a de-chopper at appropriate stages in the data path. By default the chopper/de-chopper is ON in the measurement path. It may be disabled by programming the appropriate register.

The amplified input signal is converted into a single-bit pulse-density modulated stream by the  $\Sigma$ - $\Delta$  Modulator. A decimator acting as a low-pass filter filters out the quantization noise and generates 16-bit data corresponding to the input signal. The decimation ratios of 64, 128 may be selected in the first filter stage. For reducing data rate further, the second stage decimation can be used.

An optional FIR Filter is provided to offer matched low pass filter response typically required in lead acid battery sensor systems.

# 7.1 Current Measurement Channel

The voltage across a Shunt Resistor, connected in series with the Battery negative terminal, forms the input signal to the Current Measurement channel. RSHH and RSHL are the Current measurement input pins. Offset in the input signal is nullified with the use of a chopper and a dechopper at appropriate stages in the data path. The programmable gain amplifier in the data path with programmable settings of 1, 5, 25, 40 and 100 enables measurement of current ranges from  $\pm 1A$  to  $\pm 1500A$ . The sampled input signal is converted into a single-bit pulse-density modulated stream by the  $\Sigma$ - $\Delta$  Modulator. A decimator acting as a low-pass filter filters out the quantization noise and generates 16-bit data equivalent to the input current signal. The programmable input sampling rate and the decimation ratio determine the output data rates. The data path can be programmed to provide 1Hz to 2 kHz rates in the various modes available. An optional FIR filter is provided to offer matched low pass filter response typically required in lead acid battery sensor systems.

After enabling the current measurement channel, the delay for the availability of the first sample is two conversion cycles.

# 7.2 Voltage/Temperature Measurement Channel

The other two parameters of the Battery for measurement are Voltage and its Temperature. The second channel accepts signals from four independent sources through a Multiplexer as listed below:

- An attenuated battery voltage obtained through appropriate external resistor divider, (or)
- A signal from the external temperature sensor, (or)
- A signal from external reference, (or)
- A signal from the internal temperature sensor.

Apart from this difference in the multiplexing of four input signals, the rest of the data path is identical to the Current measurement channel. RSHH and RSHL are the Current measurement input pins


The Battery Voltage which can go up to 18V is attenuated through a Resistor Divider externally and is applied to the Voltage Channel. For Automotive Battery measurement, the Gain of the PGA should be restricted to 5 and 25. The latency for the first result from the voltage measurement channel is two conversion cycles.

A second option on this measurement channel is to measure Temperature. Internally generated constant current is pumped through the Temperature Sensor with positive temperature coefficient, and, a high- precision resistor. The voltages across the sensor and the resistor form the inputs to the measurement channel one at a time. The difference between the two voltages which is independent of the magnitude of the current is used to determine the temperature accurately. The Voltage across the sensor is applied between the ETS and VSS pins and, the voltage across the high-precision resistor is applied between ETR and VSS. External Temperature measurement involves the acquisition of two signals one after the other using the same constant current source. The latency for the first result from the temperature measurement channel is two conversion cycles.

A third option on the measurement channel is to measure the internal temperature. Hence, one of the three options for measurement of Battery Voltage, External Temperature and, internal temperature may be carried out by selection of appropriate inputs through the internal multiplexer selection.

0000	
0000	

# 7.3 Digital Implementation of Measurement Path






Figure 3 shows the digital implementation of the decimator and filter to process the 1-bit output of the Modulator. This block receives a 1-bit pulse density modulated output (MOD\_IN) from the second order sigma delta modulator along with the oversampling frequency clock (MOD\_CLK). The MOD\_CLK directly goes to a clock division block, which generates chopper clock (CHOP\_CLK). The CHOP\_CLK can be one of 2kHz or 4kHz selected by Register CLK\_REG in Table 33. The MOD\_CLK can be either 1MHz or 2MHz. The Decimation is a two phase process. In the first phase, the R1 down sampling rate can be obtained by selecting either 64 or 128 in Registers DECREG\_R1\_I, DECREG\_R1\_V in Table 33. The 16-bit CIC1 output is dechopped with respect to CHOP\_CLK. The output of Dechopper is passed through the CIC2 filter with a decimation ratio of 1to 32768 in steps of power of 2. This output is then processed through a FIR or Moving Average (MA) filter. FIR Filter is provided to offer matched low pass filter response typically required in lead acid battery sensor systems. MA filter is used to provide averaged output and the number of samples for averaging can be any integer value from 1 to 15.

# 7.4 Modes of Operation


The device operates in four different modes, namely,

- Normal Mode 1 (NOM1),
- Normal Mode 2 (NOM2),
- Standby Mode 1 (SBY1), and,
- Standby Mode 2 (SBY2).


The Normal Modes are full-power modes with the exception that in Normal Mode 2, sampling is normally at a programmed lower frequency and is increased to a higher rate only when a measured input signal level crosses the programmed threshold in the current measurement channel.

The Standby Modes are lower power modes. Sampling is normally at a very low frequency interval. In Standby Mode 2, data sampling can be carried out only when the internal comparator detects the input current to be greater than the programmed threshold and it generates interrupt on the INT pin.

The device enters into the "Stop" state on Power On. This is a state where in the data path is inactive and can be entered into from any of the four Modes. The State transition Diagram involving the state of Stop and the four Modes is illustrated in the Figure 4.







Note:

- 1. Device soft reset can be written in any of the following states STOP, A\_STB, SBM\_ON, SBM\_OFF by writing "0" into D[7] of the RESET \_REG (Address 0X09).
- 2. Measurement path of soft reset should be written in any the states, STOP, SBM\_OFF by writing "0" into D[6] of the RESET\_REG (Address 0X09).
- 3. When soft reset is used for the measurement path or for the device, external clock needs to be disabled if the system clock is external clock in the application.




# 7.4.1 Normal Mode 1 (NOM1)

On Power-on-reset of the device, AS8510 goes into STOP State.

Transition to Normal mode1 (NOM1) occurs when the "START BIT" D0 of Mode Control Register MOD\_CTL\_REG in Table 33 is set to "1" through the serial port SPI. Data Rate of voltage and current channels can be independently programmed and both the channels generate interrupts for every output available from ADC. The interrupt signal is generated on the INT pin. The width of the interrupt pulse is eight cycles of  $I_{p_clk}$ . The data is stable up to the next interrupt. If the data rate is different for the two channels, the interrupt rate would follow the higher rate among the two channels. Data update can be known by reading the status register. The functionality is explained in the waveform shown in Figure 5. When the device is configured to NORMAL Mode1 from any mode the configuration should be through the STOP state only.






# 7.4.2 Normal Mode 2 (NOM2)

NOM2 differs from NOM1 in such a way that it allows for a relaxed data rate at a period of  $T_{MC}$  by programming the corresponding register as long as the amplitude of current is less than a programmed threshold  $I_{THC}$ . However, when, the measured input signal exceeds the programmed threshold, the data rate is changed to the rate of NOM1 mode.

Transition to NOM2 occurs when the "START BIT" D0 of Mode Control register MOD\_CTL\_REG in Table 33 is set to 1 and mode control bits to 01 through SPI. In this mode the data rate should be programmed with the time of  $T_{MC}$ . An interrupt signal is generated on INT at the rate of  $T_{MC}$  secs with a pulse width of eight cycles of  $I_{p_clk}$ . The data is stable up to the next interrupt. The data sample is compared against the programmed threshold and when it is exceeded, the data sampling rate is changed to provide data at the data rate of NOM1 mode. However, as soon as the data sample amplitude falls below the programmed threshold, the sampling rate is restored to provide data at the rate of  $T_{MC}$ . The functionality is illustrated in the waveform Figure 6.

	٠		 	
	÷	ŏċ	 	ίā
	÷	ō i	 	
	٠	ē i		
	٠	ō i		10
	٠	64	 	
***	٠	64		66
000	÷	ōċ		i ē
	÷	ō i		ίő
	ō	ōi	04	ίē
00000	÷	64		68
	÷	ē.		ίē





# 7.4.3 Standby Mode1 (SBM1)

The low-power Standby Mode can be entered only through the STOP state. Transition to SBM1 mode occurs when the "START BIT" D0 of Mode Control register MOD\_CTL\_REG in Table 33 is set to "1" and Mode Control Bits to "10" through SPI. In this mode the date rate is programmable with the time of Ta. An interrupt signal is generated on INT at the rate of Ta secs., and with a pulse width of eight cycles of Ip\_clk. The data is stable up to the next interrupt. The functionality is illustrated in Figure. During the period of Ta, only one data sample is made available and, during the rest of the period, the device is maintained in STOP state to reduce power consumption. The microcontroller which receives the data on the Interrupt, is also expected to be processing the data for a short time as shown clearly in the Figure 7 to ensure the overall low-power consumption of the data acquisition and processing system.





Figure 7. Standby Mode 1



# 7.4.4 Standby Mode2 (SBM2)

Standby Mode 2 is an extension of the Standby Mode1 to achieve even a lower power in the data acquisition system by providing interrupt to the microcontroller only when the data sample exceeds the set current threshold. The Standby Mode can be entered only through the STOP state. Transition to SBM2 mode occurs when the "START BIT" D0 of Mode Control register MOD\_CTL\_REG in Table 33 is set to "1" and Mode Control Bits D7,D6 to "1,1" through SPI. In this mode the date rate is programmable with the time of Ta in the Ta control registers B, C. The data sample is made available and an interrupt signal is generated on INT pin only when the input signal exceeds the threshold set in Current Threshold Registers D,E. It should be noted here that the data is stable for Ta secs. The functionality is illustrated in Figure 8.





# 7.5 Reference-Voltage

Band gap-reference voltage is used for the ADC as a reference and for the generation of the current for external temperature measurement.

# 7.6 Oscillators

A High-speed oscillator (HS) generates the oversampling clock. For internal state machine and Interrupt generation, a low-speed Oscillator (LS) is also available.

# 7.7 Power-On Reset

The AS8510 has PORs, APOR and DPOR on analog and digital power supplies respectively. On PORs of both supplies, initialization sequence happens and the system status is shown in state diagram (see Figure 4).

As shown in the state diagram, the system is in RESET state until DPOR output goes to logic HIGH and subsequently until APOR output goes to logic HIGH. Once analog power supply is available, the system goes into OTP\_INT state and loads the default values into the control and data registers and goes into STOP state. If analog POR, APOR goes low at any time, the system goes into RESET state. In the STOP state, the AS8510 can be programmed and by giving start command it starts working following the state machine.




# 7.8 4-Wire Serial Port Interface

The SPI interface is used as interface between the AS8510 and an external micro-controller to configure the device and access the status information. The micro-controller begins communication with the SPI which is configured as a slave. The SPI protocol is simple and the length of each frame is an integer multiple of bytes except when a transmission is started. Each frame has 1 command bit, 7 address/configuration bits, and one or more data bytes. The edge of CS and the level of SCLK during the start of a SPI transaction, determine the edge on which the data is transferred from the SPI and the edge on which the data is sampled by the slave. Table 29 describes the setting of the transfer and sampling edges of SCLK. Figure 9 shows the falling edge and rising edge for data transfer and data sampling respectively, when SCLK is HIGH on the falling edge of CS.

CS	SCLK	Description
FALL	LOW	Serial data transferred on rising edge of SPI clock. Sampled at falling edge of SPI clock.
FALL	HIGH	Serial data transferred on falling edge of SPI clock. Sampled at rising edge of SPI clock.
ANY	ANY	Serial data transfer edge is unchanged.

Figure 9. Protocol for Serial Data Write with Length = 1



# 7.8.1 SPI Frame

A frame is formed by a first byte for command and address/configuration and a following bit stream that can be formed by an integer number of bytes. Command is coded on the 1 first bit, while address is given on LSB 7 bits (see Table 30).

Table 30. Command Bits

Command Bits	Register Address or Transmission Configuration						
C0	A6	A5	A4	A3	A2	A1	A0

Table 31. Command Bits


C0	Command	<a6:a0></a6:a0>	Description
0	WRITE	ADDRESS	Writes data byte on the given starting address.
1	READ	ADDRESS	Read data byte from the given starting address.

If the command is read or write, one or more bytes follow. When the micro-controller sends more bytes (keeping CS LOW and SCLK toggling), the SPI interface increments the address of the previous data byte and writes/reads data to/from consecutive addresses.



# 7.8.2 Write Command

For write command, C0=0. After the command code C0 is transferred, the address of register to be written is provided from MSB to LSB. Subsequently one or more data bytes can be transferred from MSB to LSB. For each data byte following the first one, used address is the incremented value of the previously written address. Each bit of the frame has to be driven by the SPI master on the SPI clock transfer edge. The SPI slave samples it on the next clock edge. These edges are determined by the level of SCLK as shown in Table 29. Figure 10 and Figure 11 are examples of write command without and with address self-increment.







Figure 11. Protocol for Serial Data Write with Length = 4






# 7.8.3 Read Command

For Read command C0=1. After the command code C0, the address of register to be read is provided from MSB to LSB. Then one or more data bytes can be transferred from the SPI slave to the master, always from MSB to LSB. To transfer more bytes from consecutive addresses, SPI master keeps CS signal LOW and SPI clock active as long as it desires to read data from the slave. Each bit of the command and address of the frame is to be driven by the SPI master on the SPI clock transfer edge where SPI slave samples it on the next SPI clock edge.

Each bit of the data section of the frame is driven by the SPI slave on the SPI clock transfer edge and SPI master samples it on the next SPI clock edge. These edges are determined as per Table 29 and examples of read command without and with address self-increment.








Figure 13. Protocol for Serial Data Read with Length = 4



***		
000		
		000
		000
	0000	000

# 7.8.4 Timing

In the following timing waveforms and parameters are exposed.







Figure 15. Read Timing for Reading



 	000
 0000	000

# 7.8.5 SPI Interface Timing

Table 32. SPI Interface Timing

Symbol	Parameter	Conditions	Min	Тур	Max	Units
General		· · · · · ·		•		•
BR <sub>SPI</sub>	Bit rate				1	Mbps
T <sub>SCLKH</sub>	Clock high time		400			ns
T <sub>SCLKL</sub>	Clock low time		400			ns
Write timing		·				
t <sub>DIS</sub>	Data in setup time		20			ns
t <sub>DIH</sub>	Data in hold time		20			ns
T <sub>CSH</sub>	CS hold time		20			ns
Read timing		· ·		ľ		
t <sub>DOD</sub>	Data out delay				80	ns
t <sub>DOHZ</sub>	Data out to high impedance delay	Time for the SPI to release the SDO bus			80	ns
Timing parame	eters when entering 4-Wire SPI mode (f	or determination of CLK polarity)				
t <sub>CPS</sub>	Clock setup time (CLK polarity)	Setup time of SCLK with respect to CS falling edge	20			ns
t <sub>CPHD</sub>	Clock hold time (CLK polarity)	Hold time of SCLK with respect to CS falling edge	20			ns



# 7.9 Control Register

This section describes the control registers used in AS8510. Registers can be broadly classified into the following categories.

- Data access registers
- Status Registers
- Digital signal path control registers
- Digital Control registers
- Analog Control Registers

Addr in HEX	Register Name	POR Value	R/W	8-bit Control / Status Data						
Data Acces	Data Access Registers									
00	DREG_I1 (ADC Data Register for Current)	0000_0000	R	D[7:0]	Denotes the Current ADC MSB Byte (ADC_I[15:8])					
01	DREG_I2 (ADC Data Register for Current)	0000_0000	R	D[7:0]	Denotes the Current ADC LSB Byte (ADC_I[7:0])					
02	DREG_V1 (ADC Data Register for Voltage)	0000_0000	R	D[7:0]	Denotes the Voltage ADC MSB Byte (ADC_V[15:8])					
03	DREG_V2 (ADC Data Register for Voltage)	0000_0000	R	D[7:0]	Denotes the Voltage ADC LSB Byte (ADC_V[7:0])					
Status Regi	sters									
				D[7]	NOM1/NOM2 Data Ready					
				D[6]	NOM2 Threshold Crossover					
				D[5]	SBM1 Data Ready					
04		0000 0000	п	D[4]	SBM2 Threshold Crossover					
04	04 STATUS_REG 0000_0000 R	ĸ	D[3]	APOR status						
				D[2]	Data from current channel updated					
				D[1]	Data from voltage channel updated					
				D[0]	Reserved					



Addr in HEX	Register Name	POR Value	R/W		8-1	bit Control / Status Data	
Digital Signa	al Path Control Registers for Cur	ent Channel					
				D[7]	This bit channe	selects decimation rate is used for current . Default is 0 (Down Sampling Rate is 64)	
				0[7]	0	Down Sampling Rate is 64	
					1	Down Sampling Rate is 128	
					These to frequence	vo bits select division ratio of oversampling cy clock MOD_CLK to be used as chopper clock, CHOP_CLK. Default is "10" (divide by 512)	
				D[6:5]	00	Chopper Clock Always High	
					01	Divide by 256	
					10	Divide by 512	
					11	Divide by 1024	
						ur bits select the decimation ratio of second C stage. Default is "0010" (equal to 4)	
					0000	1	
					0001	2	
					0010	4	
05	DEC_REG_R1_I	0100 0101	0100_0101	R/W		0011	8
00		0100_0101	1.7,44		0100	16	
						0101	32
					0110	64	
				D[4:1]	0111	128	
					1000	256	
					1001	512	
					1010	1024	
					1011	2048	
					1100	4096	
					1101	8192	
					1110	16384	
					1111	32768	
					CIO	C1 Saturation Interrupt Mask Control. Default is 1	
				D[0]	0	Unmask	
					1	Mask	



Addr in HEX	Register Name	POR Value	R/W		8-1	pit Control / Status Data					
			D[7]		ŀ	-Channel Enable, Default 1=enable					
				D[6]	V	-Channel Enable, Default 1=enable					
						Interrupt polarity					
				D[5]	0	Active high					
					1	Active low					
					. Interru Re	pt Mask Control for Current Channel Data ady Interrupt on INT pin (Default is 0)					
					D[4]	0	Unmasked				
	6 DEC REG R2 I 1100				1	Masked					
06		1100_0101	R/W		These two Normal	bits select the source of output 16-bit data in mode from Current channel. Default is 01					
										00	FIR / MA Output
							D[3:2]	01	CIC2 Output		
											10
					11	CIC1 Output					
					These two SBM n	bits select the source of output 16-bit data in node from Current channel. Default is 01					
					00	FIR / MA Output					
				D[1:0]	01	CIC2 Output					
				10	Dechop/Demod Output						
					11	CIC1 Output					



Addr in HEX	Register Name	POR Value	R/W		8-1	bit Control / Status Data					
					This bit	selects FIR / MA Filter in Current channel. Default is 0 (FIR)					
				D[7]	0	FIR					
					1	MA Filter					
					These t ave	bits select the number of data samples for braging in MA filter in Current channel. Default is 0000 (bypass)					
					0000	bypass					
				D[6:3]	0001	1					
							0011 3	3			
07	FIR CTL_REG_I	0000_0100	0000 0100	0000 0100	0000 0100	0000 0100	0000 0100	R/W		0111	7
					1111	15					
					architec	e two bits select the Measurement Path ture in both Current and Voltage channels. Default is 10 (Dechopper after CIC)					
					00	Demodulator after CIC1					
				D[2:1]	01	Demodulator before CIC1					
					10	Dechopper after CIC1 (preferred and suggested)					
				11	Demodulator before CIC1 with settled sample						
				D[0]	F	Reserved. Default 0. Do not change					

	:::	::::
:::.		

Addr in HEX	Register Name	POR Value	R/W		8-	bit Control / Status Data								
Digital Cont	rol Registers													
					Oversam	pling frequency clock selection. Default is 00 (high speed (HS) internal Clock)								
				D[7:6]	00	Internal HS Clock with No Clock Output								
					01	Internal HS Clock with Clock Output								
					10	External Clock								
					These to exte	wo bits select the division ratio for HS clock/ ernal clock. Default is 10 (division by 4)								
					00	No division								
				D[5:4]	01	Divide by 2								
			5.44		10	Divide by 4								
00	CLK_REG	0010 0000			11	Divide by 8								
08	(Clock Control Register)	0010_0000	R/W	1	These tw which it s	o bits select the division ratio of HS clock, by should be divided before providing it on CLK pin. Default is 00 (No Division)								
												012-01	00	No Division
									D[3:2]	01	Divide by 2			
								10	Divide by 4					
								11	Divide by 8					
					This	bit selects the division ratio of LS clock								
				D[1]	0	LS _CLK undivided (Low Speed clock)								
					1	LS _CLK divide by 2								
				D[0]		Reserved								
	RESET_REG (Reset Control Register)		R/W	D[7]	Entire de register bit	evice can be soft reset by writing "0" into this t. This bit will take a default 1 value on coming out of Reset								
09		1100_0000		R/W	D[6]	Measurer this regist	nent Path can be soft reset by writing "0" into er bit. This bit will take a default 1 value after Measurement Path is reset.							
				D[5:0]		Reserved								



Addr in HEX	Register Name	POR Value	R/W	8-bit Control / Status Data				
					These two	bits select the operating mode of the Device. Default is 00 (Normal Mode 1)		
					00	Normal Mode 1		
				D[7:6]	01	Normal Mode 2		
					10	Standby Mode 1		
					11	Standby Mode 2		
					ignored I	hree bits select the number of cycles to be before comparison with the set threshold in y Mode. Default is 000 (3 cycles of data)		
					000	3 cycles of data		
					001	4 cycles of data		
				D[5:3]	010	5 cycles of data		
				D[0.3]	011	6cycles of data		
					100	7 cycles of data		
					101	8 cycles of data		
0A	MOD_CTL_REG (Mode Control Registers)	0000_0000	R/W		110	9 cycles of data		
					111	10 cycles of data		
				DIO	This b	it controls the CHOP_CLK availability on CHOP_CLK pin. Default is 0		
				D[2]	0	Disabled		
				l			1	Enabled
					Enablir	ng the MEN pin to indicate transition from Standby to Normal Mode.		
						D[1]	0	Disabled
						1	Enabled	
			-		This bit is any of th	s used to take the device from STOP state to ne Modes based on D[7:6] selection of this register.		
				D[0]	0	Retain in STOP state		
					1	Enables transition to Normal or Standby Modes.		
					Ui	nit of Ta in SBM1/SBM2. Default is 1		
	MOD_Ta_REG1	1000 0000		D[7]	0	Unit is in milliseconds		
0B	(Ta Control Register)	1000_0000			1	Unit is in seconds		
				D[6:0]		MSB value of Ta		
0C	MOD_Ta_REG2 (Ta Control Register)	0000_0000	R/W	D[7:0]		Unit of Ta in SBM1/SBM2 LSB value of Ta		
0D	MOD_ITH_REG1 (Current Threshold Register)	0000_0000	R/W	D[7:0]	MSB	bits of 16 bits SBM2 threshold register		
0E	MOD_ITH_REG2 (Current Threshold Register)	0000_0000	R/W	D[7:0]	LSB	bits of 16 bits SBM2 threshold register		



D[7] 1 Enable Chopper clock to Current channel 0 Disable Chopper clock to Voltage channel	Addr in HEX	Register Name	POR Value	R/W		8-1	bit Control / Status Data		
10         (T <sub>uc</sub> Control Register)         0000_0000         R/W         D(7.0)         From ADC before sending Interrupt in NOM2 <sup>+</sup> 11         NOM_ITH_REG1         0000_0000         R/W         D(7.0)         Eight MSB bits of NOM2 current threshold register           12         NOM_ITH_REG2         0000_0000         R/W         D(7.0)         Eight LSB bits of NOM2 current threshold register           Analog Control Registers          Setting of Gain G of Current Channel PGA. Default is 01 (G = 25)         00         5           13         PGA_CTL_REG (PGA Control Registers)         0101_0000         R/W          Setting of Gain G in Voltage channel. Default is 01 (G = 25)           14         PG_CTL_REG_1         0101_0000         R/W          Setting of Gain G in Voltage channel. Default is 01 (G = 25)           14         PD_CTL_REG_1         0101_0000         R/W              14         PD_CTL_REG_1         1100_1111         R/W               14         PD_CTL_REG_1         1100_1111         R/W           D[7]         0         Disable Chopper clock to Current channel           16         1         Enable Chopper clock to Voltage channel         D[7]         0	0F		0000_0000	R/W	D[7:0]	MSB valu from A	e of number of data samples to be dropped ADC before sending Interrupt in NOM2		
12         NOM_ITH_REG2         0000_000         R/W         D[7:0]         Eight LSB bits of NOM2 current threshold register           Analog Control Registers         Analog Control Registers         Setting of Gain G of Current Channel PGA. Default is 01 (G = 25)         00         5         01         25         01         25         10         40         11         100         01         25         10         40         11         100         01         25         10         40         11         100         01         25         10         40         11         100         11         100         11         100         11         100         11         100         11         100         11         10         40         11         100         11         100         11         10         40         11         100         11         10         10         10         10         10         10         10         10         10         10         10         10         10         11         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10         10 <t< td=""><td>10</td><td></td><td>0000_0000</td><td>R/W</td><td>D[7:0]</td><td>LSB valu from</td><td>e of number of data samples to be dropped ADC before sending Interrupt in NOM2</td></t<>	10		0000_0000	R/W	D[7:0]	LSB valu from	e of number of data samples to be dropped ADC before sending Interrupt in NOM2		
Analog Control Registers         Setting of Gain G of Current Channel PGA. Default is 01 (G = 25)         00         5           13         PGA_CTL_REG (PGA Control Registers)         0101_0000         R/W         Image: Control Registers)         0101_0000         R/W         Image: Control Registers)         0101_0000         Setting of Gain G of Current Channel PGA. Default is 01 (G = 25)         00         5         01         225         00         5         01         25         00         5         01         25         00         5         01         25         00         5         01         25         00         5         01         25         00         5         01         25         00         5         01         0	11	NOM_ITH_REG1	0000_0000	R/W	D[7:0]	Eight M	SB bits of NOM2 current threshold register		
13         PGA_CTL_REG (PGA Control Registers)         0101_0000         R/W         Setting of Gain G of Current Channel PGA. Default is 01 (G = 25)         00         5           13         PGA_CTL_REG (PGA Control Registers)         0101_0000         R/W         Image: Control Registers)         0101_0000         0         5         00         1         10	12	NOM_ITH_REG2	0000_0000	R/W	D[7:0]	Eight LS	SB bits of NOM2 current threshold register		
13         PGA_CTL_REG (PGA Control Registers)         0101_0000         R/W         00         5         01         25           10         40         11         100         40         11         100           11         100         40         11         100         5         01         25           10         40         11         100         40         11         100           11         100         11         25         10         40         25           10         40         11         100         25         10         40           11         100         10         40         11         100         10         25           10         40         11         100         10         10         10         10           105.01         Reserved         D[7]         0         Disable Chopper clock to Current channel         0         Disable Chopper clock to Voltage channel         1           11         Enable Chopper clock to Voltage channel         D[7]         0         Disable Chopper clock to Voltage channel         0         Disable Chopper clock to Voltage channel         0         Disable Chopper clock to Voltage channel         0         Disable	Analog Con	trol Registers		n		1			
$13  PGA_CTL_REG (PGA Control Registers) = 0101_0000  PGA_CTL_REG (PGA Control Register) = 0101_0000  PGA (PGA CONTROL PGA (PGA (PGA CONTROL PGA (PGA (PGA (PGA CONTROL PGA (PGA (PGA (PGA (PGA (PGA (PGA (PGA $						Setting of			
$13  PGA_{-}CTL_{-}REG \\ (PGA Control Registers)  0101_{-}0000  RW  V \\ PGA_{-}CTL_{-}REG \\ (PGA Control Registers)  0101_{-}0000  RW  V \\ PD_{-}[5:4]  V \\ PD_{-}[5:$					5-5-01	00	5		
13         PGA_CTL_REG (PGA Control Registers)         0101_0000         R/W         Image: Control Registers)         R/W         Setting of Gain G in Voltage channel. Default is 01 (G = 25)         00         5         01         225         00         5         01         25         01         26         01         25         01         26         01         25         01         25         01         25         01         25         01         25         01         25         01         25         01         25         01         25         01         25         01         25         01         25         01         25         01					D[7:6]	01	25		
13 $PGA_{CTL_{REG}}(PGA_{Control Registers})$ 0101_0000 $RW$ $PGA_{CTL_{REG}}(PGA_{Control Registers})$ 0101_0000 $RW$ $PGA_{CTL_{REG}}(PGA_{Control Registers})$ 0101_0000 $PGA_{CTL_{REG}}(PGA_{CONTrol Register})$ 0101_0000 $PGA_{CTL_{REG}}(PGA_{CONTrol Register})$ 0101_0000 $PGA_{CTL_{REG}}(PGA_{CONTrol Register})$ 1100_1111 $PGA_{CT}(POWER_{CTL_{REG}}(PGA_{CONTrol Register})$ 1100_1111 $PGA_{CT}(PGA_{CT})$ $PGA_{CTL_{REG}}(PGA_{CT})$ $PGA_{CTL$						10	40		
14 $\left  \begin{array}{c} PGA Control Registers \right) \\ PGA Control Registers \right) \\ PGA Control Registers \\ PGA Control Registers \\ PGA Control Registers \\ PD_{1} \\ PGA Control Registers \\ PD_{2} \\ PGA Control Registers \\ PD_{2} \\ PGA Control Register \\ PD_{2} \\ PD$						11	100		
$14  \left( \begin{array}{c c c c c c c } PD\_CTL\_REG\_1 \\ (Power Down Control Register) \end{array} \right) \\ 1100\_1111 \\ 1100\_100 \\ \hline PD\_CTL\_REG\_1 \\ (Power Down Control Register) \end{array} \right) \\ 1100\_1111 \\ 1100\_1111 \\ RW  \left( \begin{array}{c c c c } PD\_CTL\_REG\_1 \\ PD\_CT\_REG\_1 \\ PD\_C\_RCG\_2 \\ PD\_C\_2 \\ PD\_CT\_REG\_1 \\ PD\_$	13		0101_0000	R/W		Setting of (			
$14  PD\_CTL\_REG\_1 \\ (Power Down Control Register)  1100\_1111  NW  PD\_CTL\_REG\_1 \\ (Power Down Control Register)  1100\_1111  RW  PD\_CT\_1 \\ (Power Down Control Register)  1100\_1111  RW  PD\_CT\_1 \\ (Power Down Control Register)  1100\_111  RW  PD\_CT\_1 \\ (Power Down Control Register)  110\_1  RW  PD\_CT\_1 \\ (Power Down Control Register)  110\_1  RW  PD\_CT\_1 \\ (Power Down Control Register)  100\_11111  RW  PD\_CT\_1 \\ (Power Down Con$					D[5:4]	00	5		
$14  \begin{array}{ c c c c } \hline 11 & 100 \\ \hline D[3:0] & \hline Reserved \\ \hline \\ $						01	25		
$14  \begin{array}{ c c c } \hline D[3:0] & \hline D[3:0] & \hline Reserved \\ \hline D[7] & 0 & Disable Chopper clock to Current channel \\ \hline D[7] & 0 & Disable Chopper clock to Current channel \\ \hline D[7] & 0 & Disable Chopper clock to Current channel \\ \hline D[7] & 0 & Disable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Chopper clock to Voltage channel \\ \hline D[6] & 1 & Enable Current channel PGA \\ \hline D[1] & 1 & Enable Current channel PGA \\ \hline D[2] & 1 & Enable Current channel PGA \\ \hline D[1] & 1 & Enable Voltage channel PGA \\ \hline D[1] & 1 & Enable Voltage channel PGA \\ \hline D[1] & 1 & Enable Voltage channel PGA \\ \hline D[0] & 0 & Disable Voltage channel PGA \\ \hline D[0] & 0 & D$						10	40		
$14  \begin{array}{ c c c } & PD\_CTL\_REG\_1\\ (Power Down Control Register) \end{array} 1100\_1111 \\ 14  \begin{array}{ c c c } & PD\_CTL\_REG\_1\\ (Power Down Control Register) \end{array} 1100\_1111 \\ 1100\_11111 \\ 1100\_11111 \\ 1100\_11111 \\ 1100\_11111 \\ 1100\_11111 \\ 1100\_11111 \\ 11$									11
$14  \begin{array}{ c c c } & & & & & & & & & & & & & & & & & & &$					D[3:0]		Reserved		
$14  \begin{array}{ c c c } & & & & & & & & & & & & & & & & & & &$									
$14  \begin{bmatrix} PD\_CTL\_REG\_1\\ (Power Down Control Register) \end{bmatrix} 1100\_1111  \begin{bmatrix} R/W \\ H \\ $					וקום	0	Disable Chopper clock to Current channel		
14PD_CTL_REG_1 (Power Down Control Register)1100_1111R/W $D[6]$ 1Enable Chopper clock to Voltage channel14PD_CTL_REG_1 (Power Down Control Register)1100_1111R/W $D[5]$ Reserved $D[4]$ Reserved $D[6]$ 0Disable Current channel PGA $D[3]$ 1Enable Current channel PGA $D[2]$ 0Disable Current channel $\Sigma\Delta$ Modulator $D[2]$ 1Enable Current channel $\Sigma\Delta$ Modulator $D[1]$ 0Disable Voltage channel PGA $D[1]$ 0Disable Voltage channel PGA $D[0]$ 0Disable Voltage channel PGA					[/]	1	Enable Chopper clock to Current channel		
14 $\frac{\text{PD}_{\text{CTL}_{\text{REG}_{1}}}{\text{(Power Down Control Register)}}$ 1100_1111 $R/W$ $\frac{\text{PD}_{\text{CTL}_{\text{REG}_{1}}}{\text{(Power Down Control Register)}}$ 1100_1111 $R/W$ $\frac{\text{PD}_{\text{CTL}_{\text{REG}_{1}}}{\text{D}[4]}$ $\frac{\text{O}}{\text{D}[3]}$ $\frac{\text{O}}{1}$ $\frac{\text{D}[3]}{1}$ $\frac{\text{C}}{1}$ $\frac{\text{C}}$					חופו	0	Disable Chopper clock to Voltage channel		
14PD_CTL_REG_1 (Power Down Control Register)1100_1111R/W $D[4]$ Reserved1100_1111III0_1111R/W $D[3]$ 0Disable Current channel PGA1Enable Current channel PGA1Enable Current channel PGAD[2]0Disable Current channel SA ModulatorD[1]0Disable Voltage channel PGAD[1]0Disable Voltage channel PGA1Enable Voltage channel PGAD[1]0Disable Voltage channel PGAD[1]0Disable Voltage channel PGAD[0]0Disable Voltage channel SA Modulator					D[0]	1	Enable Chopper clock to Voltage channel		
14PD_CTL_REG_1 (Power Down Control Register)1100_1111R/W $D[3]$ 0Disable Current channel PGA1Enable Current channel PGA1Enable Current channel PGA $D[2]$ 0Disable Current channel S $\Delta$ Modulator $D[2]$ 1Enable Current channel S $\Delta$ Modulator $D[1]$ 0Disable Voltage channel PGA $D[0]$ 0Disable Voltage channel PGA					D[5]		Reserved		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$					D[4]		Reserved		
$\frac{D[0]}{D[2]} = \frac{1}{1} = \frac{D[0]}{D[2]} = \frac{1}{1} = \frac{D[0]}{D[2]} = \frac{1}{1} = \frac{D[0]}{D[2]} = \frac{1}{1} = \frac{D[0]}{D[1]} = $	14	PD_CTL_REG_1 (Power Down Control Register)	1100_1111	R/W	וניום	0	Disable Current channel PGA		
$\frac{D[2]}{D[1]} \frac{1}{E} = E E E E E E E E$					[c]u	1	Enable Current channel PGA		
$\frac{1}{D[1]} \frac{1}{D[1]} \frac{1}{D[1]$					וניום	0	Disable Current channel $\Sigma\Delta$ Modulator		
D[1]     1     Enable Voltage channel PGA       D[0]     0     Disable Voltage channel ΣΔ Modulator					ענצן	1	Enable Current channel $\Sigma\Delta$ Modulator		
1     Enable Voltage channel PGA       DI01     0     Disable Voltage channel ΣΔ Modulator						0	Disable Voltage channel PGA		
					D[1]	1	Enable Voltage channel PGA		
$\Sigma_{[0]}$ 1 Enable Voltage channel $\Sigma\Delta$ Modulator					DIO	0	Disable Voltage channel $\Sigma\Delta$ Modulator		
					נטוַם	1	Enable Voltage channel $\Sigma\Delta$ Modulator		



Addr in HEX	Register Name	POR Value	R/W		8-	bit Control / Status Data										
				ודוס	0	Disable CIC1 of both channels										
				D[7]	1	Enable CIC1 of both channels										
				DIG	0	Disable CIC2 of both channels										
				D[6]	1	Enable CIC2 of both channels										
					0	Disable Dechopper in both channels										
				D[5]	1	Enable Dechopper in both channels										
				D[4]	0	Disable FIR in both channels										
				D[4]	1	Enable FIR in both channels										
15	PD_CTL_REG_2 (Power Down Control Register)	1111_0011	R/W	D[3]	0	Do not bypass PGA in Current Channel Default 0										
					1	Bypass PGA in Current Channel										
				D[2]	0	Do not bypass PGA in Voltage Channel Default 0										
					1	Bypass PGA in Voltage Channel										
				D(4)	0	Disable Current Channel Chopper										
														D[1]	1	Enable Current Channel Chopper
				D[0]	0	Disable Voltage Channel Chopper										
				D[0]	1	Enable Voltage Channel Chopper										
				ודום	0	Disable Common Mode Reference										
				D[7]	1	Enable Common Mode Reference										
					1				D[6]	0	Disable Internal Current Source					
				D[0]	1	Enable Internal Current Source										
				D[5]	0	Disable Internal temperature sensor										
	PD_CTL_REG_3			0[5]	1	Enable Internal temperature sensor										
16	(Power Down Control Register)	1111_1000		D[4]	F	Reserved. (Default 1) Do not change										
				D[3]	F	Reserved. (Default 1) Do not change										
					0	Data Output in binary numbering system										
				D[2]	1	Data Output in 2's complement numbering system										
				D[1]	F	Reserved. (Default 0) Do not change										
			D[0]		Reserved											



Addr in HEX	Register Name	POR Value	R/W		8-1	bit Control / Status Data					
					These bits	specify the selection of voltage/temperature in Voltage Channel Default is 00 (Voltage Channel)					
				D[7:6]	00	Voltage Channel					
				D[7.0]	01	External Temperature Channel ETR					
					10	External Temperature Channel ETS					
					11	Internal Temperature Channel					
				D[5]	$\begin{bmatrix} Default is 00 (Voltage Channel) \\ \hline 00 & Voltage Channel \\ \hline 01 & External Temperature Channel ETR \\ \hline 10 & External Temperature Channel ETS \\ \hline 11 & Internal Temperature Channel ETS \\ \hline 11 & Internal Temperature Channel \\ \hline 1 & Reserved. (Default 0) Do not change \\ \hline Internal current source switch enable. Default is 0 \\ \hline Note: D4 bit is used for Enabling current source to the channel selected by bits D[7,6] of this register. \\ \hline 0 & Disabled \\ \hline 1 & Enabled \\ \hline 1 & En$						
17	ACH_CTL_REG (Analog Channel Selection	0000_0000	R/W	D[4]	Note: D th	Reserved. (Default 0) Do not change         Internal current source switch enable. Default is 0         Jote:       D4 bit is used for Enabling current source to the channel selected by bits D[7,6] of this register.         0       Disabled         1       Enabled         Enable/disable Internal current source to RSHH pin of Current channel         0       Disabled					
	Register)				0	Disabled					
					1	Enabled					
					Enable/dis	sable Internal current source to RSHH pin of Current channel					
							D[3]	0	Disabled		
					1	Enabled					
			-	D[2]	Enable/disable current source switch to RSHL pin of Current channel						
					0	Disabled					
					1	Enabled					
				D[1:0]		Reserved					
					These thr current	from the Internal current source. Default is					
										00000	0µA
18	ISC_CTL_REG	0000_0000	R/W	D[7:3]	00010	17µA					
10	(Current Source Setting Register)	0000_0000	1011		00100	34.5µA					
					01000	68µA					
					10000	135µA					
					11111	270µA					
				D[2:0]		Reserved					
19	OTP_EN_REG	0000 0000	R/W	D[7]	1	Reserved (default = 1) Do not change					
15		0000_0000	1 1/ 7 7	D[6:0]		Reserved					
				D[7]	Status in	dicating data saturation in Current channel					
44	STATUS_REG_2	0000_0000	R	D[6]	Status in	dicating data saturation in Voltage channel					
				D[5:0]		Reserved					



Addr in HEX	Register Name	POR Value	R/W	8-bit Control / Status Data		
Digital Signa	I path control registers for Volta	age Channel	ſ	I	Γ	
						of Decimation ratio for Voltage/Temperature channel. fault is 0 (Down Sampling Rate is 64)
				D[7]	0	Down Sampling Rate is 64
					1	Down Sampling Rate is 128
					n of oversampling clock, which is used as oper Clock. Default is 10 (divide by 512)	
					00	Chopper Clock Always High
				D[6:5]	01	Divide by 256
					10	Divide by 512
					Divide by 1024	
					Decir	mation ratio of CIC2. Default is 0010 (4)
					0000	1
			0001 0010 0011 0011 0011 0100 0101 0110 0110 0110 0111 1000		0001	2
				4		
	DEC_REG_R1_V			D[4:1]	0011	8
45		0100_0101			0100	16
					0101	32
					0110	64
					0111	128
					1000	256
					1001	512
					1010	1024
					1011	2048
					1100	4096
					1101	8192
					1110	16384
					1111	32768
					CI	C1 Saturation Interrupt Mask Control. Default is 1
				D[0]	0	Unmasked
					1	Masked



Addr in HEX	Register Name	POR Value	R/W	8-bit Control / Status Data							
			D[7:5]		Reserved						
					Interrupt N	lask Control for Voltage channel data Ready Interrupt on INT pin (Default is 0)					
				D[4]	0	Unmasked					
					1	Masked					
46	DEC_REG_R2_V	0000_0100	R/W		These two Normal	bits select the source of output 16-bit data in mode from Voltage channel. Default is 01					
					00	FIR / MA Output					
									D[3:2]	01	CIC2 Output
							10	Dechop/Demod Output			
					11	CIC Output					
				D[1:0]	Reserved						
							This bit	selects FIR / MA Filter in Voltage channel. Default is 0 (FIR)			
						D[7]	D[7]	0	FIR		
					1	MA Filter					
							These t ave	bits select the number of data samples for raging in MA filter in Voltage channel. Default is 0000 (bypass)			
47	FIR CTL_REG_V	0000_0000	R/W		0000	bypass					
				D[6:3]	0001	1					
					0011	3					
					0111	7					
					1111	15					
				D[2:0]		Reserved					

Note: All the registers from address 0x19 to 0x2C are read-only.

#### 7.9.1 Standby Mode - Power Consumption

In Standby Mode 1 there is a timer based accurate measurement every Ta seconds. The device itself stays in idle-mode as long as it does not get a different command from the SPI interface. Internal oscillator frequency is typically foscint=262 kHz to reduce power consumption as long as the timer runs. After every time out of Ta secs, it performs accurate measurement of current, voltage/ temperature. Data ready is signaled to microcontroller through an interrupt signal on INT and goes into STOP state.


In the SBM the following equations hold:


- T<sub>sbm1</sub> = Ta= 10s (default value is 10secs); the power consumption is valid for this setting. This is the period of the repetition rate in SBM 1 and SBM2.
- T<sub>sett</sub> ~ 2ms (depending on external capacitors). This is the time required by the analog part to settle when the new measuring period is started. Any measurements performed during T<sub>sett</sub> produce invalid results.
- T1 = 3ms (by default setting, every third measurement is sent to microcontroller in the SBM mode 1) is the time needed to perform the first measurement.
- T<sub>meas</sub> =T<sub>sett</sub> +T1 is the total active time needed to get a valid result.
- **DRSBM** =  $T_{meas}/T_{sbm} \approx 5ms/10s$ . This is the ratio of repetition time versus the active time (Device in NOM mode).

Power consumption = (DRSBM\*NOM mode power consumption) + ((10s-5ms)/10s)\*Stop mode power consumption)

0000	

# 7.9.2 Initialization Sequence at Power ON





Device initialization starts if the DVDD and AVDD supplies are switched ON and DVDD >  $V_{PORHID}$ . The duration period of Initialization is 500µsec and during this period, INT pin toggles at the rate of internal low power oscillator. Toggling on INT during the period of initialization should be ignored in the system. Device configuration and activation should be carried out only after the initialization period.

On ADC start, device enters into analog stabilization state and takes 1.5msec for oscillator and Reference to settle. After this 1.5msec period, the first interrupt will occur after a time period of T<sub>ADC</sub>.

 $T_{DATA\_STATUS\_RD}$  is the time period during which the micro-controller should complete reading of data and status from the device. If reading is carried out beyond this time period, then, ADC performance will degrade for next sample generation. Status register gets cleared automatically only when micro-controller reads this register. Data in the channel registers is changed after  $T_{DATA\_VALID}$  duration. Ensure that data channel registers and status registers are not read during the  $T_{DATA\_IVALID}$  duration.

#### Example:

Configuration registers are set as follows:

CLK\_REG = 8'b0010\_0000 DEC\_REG\_R1\_I = 0100\_0101 DEC\_REG\_R2\_I = 1100\_0101 FIR\_CTL\_REG\_I = 0000\_0100 C is configured to a data rate of

ADC is configured to a data rate of 1KHz, CHOP\_CLK to 2KHz, and Modulator clock to 1MHz, Decimation ratio of CIC1 = 64, and Decimation ratio of CIC2 = 4. With these settings the various time periods as shown in the Figure 16 are as follows:

 $T_{DATA\_STATUS\_RD}$  = 100 µsec

 $(T_{DATA\_STATUS\_RD} = (1/mod\_clk) * R1 * [((mod\_clk/(2*chop\_clk))*(1/R1)) - 2.5)$ 

 $T_{DATA_{INVALID}} = 8 \ \mu sec$ 

 $T_{ADC}$  = 1msec

 $T_{DATA\_VALID} = T_{ADC} - T_{DATA\_INVALID} = 1msec - 8 \ \mu sec$ 

CHOP\_CLK and POR\_N are internal signals of the device.



Table 34 provides valid combinations of Modulator clock, Chopper clock and Decimation R1 and the corresponding values of  $T_{DATA\_STATUS\_RD}$  and  $T_{ADC}$ .


Modulator Clock	Chopper Frequency CHOP_CLK	Decimation Ratio R1	T <sub>DATA_STATUS_RD</sub>	T <sub>ADC</sub> R2/(2*CHOP_CLK) for R2=4
1.024MHz	2KHz	64	1usec * 64 * [4 - 2.5] = 96usec	1mSec
2.048MHz	2KHz	64	0.5usec * 64 * [8 - 2.5] = 176usec	1mSec
2.048MHz	2KHz	128	0.5usec * 128 * [4 - 2.5] = 96usec	1mSec
2.048MHz	4KHz	64	0.5usec * 64 * [4 - 2.5] = 48usec	0.5mSec

Table 34. Valid Combinations of Modulator Clock, Chopper Clock and Decimation Ratio R1

# 7.9.3 Soft-reset of Device Using Bit D[7] of Reset Register 0x09

It is possible to soft-reset the device by writing "0" into D[7] bit of Reset Register at 0x09. On applying soft-reset, the device enters into initialization state and D[6] bit changes back to "1". The duration period of Initialization is 500µsec, and, during this period, INT pin toggles at the rate of internal low power oscillator. Toggling on INT during the period of initialization should be ignored in the system. Device configuration and activation should be carried out only after the initialization period. See Figure 17 for the timing details of the sequence of device initialization on soft-reset.






#### 7.9.4 Soft-reset of the Measurement Path Using Bit D[7] of Reset Register 0x09


Measurement path also can be reset by using D[6] bit of Reset Register at 0x09. On applying soft-reset only signal measurement path registers will be reset. For applying this reset, device should be in STOP state. If the device is working with external clock, at the time of soft-reset the clock needs to be disabled.

0000	
0000	

# 7.9.5 Reconfiguring Gain Setting of PGA

Only PGA gain settings can be changed dynamically while ADC conversions are in progress. When PGA gain settings are changed, the first sample from the ADC is invalid. Ignore the first interrupt after the gain re-configuration. Valid data starts from the second interrupt onwards.





# 7.9.6 Configuring the Device During Normal Mode

Following registers can be programmed dynamically when the device is in operational mode (Normal mode).


- ACH\_CTL\_REG address is 0x17 for channel selection on the voltage measurement path
- PGA\_CTL\_REG address is 0x13 for gain setting
- PD\_CTL\_REG2 address is 0x15 for PGA Bypass
- ISC\_CTL\_REG address is 0x18 for current source programmability

During the operation (Normal mode) of the device, if any of the registers need to be programmed or changed other than the above mentioned registers, then it is required to STOP the device by writing into MOD\_CTL\_REG "STOP" bit and configure the device as per the requirements and start the device.

***		
000		
	0000	

# 7.10 Low Side Current Measurement Application








# 8 Package Drawings and Markings

The product is available in a 20-pin SSOP package.

Figure 20. Drawings and Dimensions





#### Notes:


- 1. Dimensions & tolerancing conform to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters. Angles are in degrees.

# Marking: YYWWIXX.

YY	WW	I	XX
Last two digits of the current year	Manufacturing week	Assembly plant identifier	Assembly traceability code

# 8.1 Recommended PCB Footprint

Figure 21. PCB Footprint



Recommended Footprint Data				
Symbol mm				
A	9.02			
В	6.16			
С	0.46			
D	0.65			
E	6.31			



# **Revision History**

Revision	Date	Owner	Description
1.1	Jun 22, 2009	mbr	Initial version
	Dec 02, 2009	ss2, rad	Updated the datasheet according to 1.8 specification
1.2	Dec 08, 2009	ss2	<ul> <li>Following modifications carried out in Table 27:</li> <li>1) Deleted Max value for parameter 'Temperature upper limit'</li> <li>2) Added Footnote 2</li> <li>3) Added new parameter 'Temperature Sensor Output (without gain calibration)</li> </ul>
			Updated Table 15 with PGA information
1.2	E-10 2010	and but	Updated Voltage Measurement
1.3	Feb 19, 2010	mbr	Updated VREFand VIN values in Table 17 and VREF in Table 18
			Inserted new Table 28 - System Measurement Error Budget
			Changed the pin name AGND to VCM
	June 01, 2010		Current source added in the block diagram
2.0		mbr	Added application diagram
2.0			Updated Electrical Characteristics on page 7
			Updated Detailed System and Block Specifications on page 9
			Updated Standby Mode - Power Consumption on page 37
3.0	Oct 29, 2010	ss2	Updates carried out across the datasheet
3.1	Nov 02, 2010	ss2	Updated Ref Voltage Offset in Table 18
3.2	Nov 14, 2010	ss2	Added sections 7.9.2, 7.9.3, 7.9.5
	Nov 26, 2010	vel	Formatted figures 17, 18 in portrait mode. Index modified from page 39
3.3	Dec 03, 2010	ss2	Added Configuring the Device During Normal Mode on page 40
3.4	Mar 01, 2011	mbr /ss2	Updated General Description, Key Features, Applications, Pin Descriptions, Current Measurement Ranges, Differential Input Amplifier for Current Channel, Differential Input Amplifier for Voltage Channel, Sigma Delta Analog to Digital Converter, Bandgap Reference Voltage, System Measurement Error Budget for Gains 5 and 25, Package Drawings and Markings. Deleted Voltage Measurement.
3.5	Aug 05, 2011	mbr,ss2,vel	Updated Table 14, Figure 4, Table 19, Table 18, Section 7.9.6, Figure 19. Added Section 7.9.4
	Dec 31, 2012	sju	Updated ordering table.

Note: Typos may not be explicitly mentioned under revision history.



# 9 Ordering Information

The devices are available as the standard products shown in Table 35.

Table 35. Ordering Information

Ordering Code	Description	Delivery Form	Package
AS8510-ASSP	Data Acquisition Device for Battery Sensors	Tape and Reel (2000 pcs)	20-pin SSOP
AS8510-ASSM	Data Acquisition Device for Battery Sensors	Tape and Reel (500 pcs)	20-pin SSOP

Note: All products are RoHS compliant and ams green. Buy our products or get free samples online at www.ams.com/ICdirect

Technical Support is available at www.ams.com/Technical-Support

For further information and requests, email us at sales@ams.com (or) find your local distributor at www.ams.com/distributor



# Copyrights

Copyright © 1997-2012, ams AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

# Disclaimer

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by ams AG is believed to be correct and accurate. However, ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.



# **Contact Information**

Headquarters ams AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria

Tel : +43 (0) 3136 500 0 Fax : +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit: http://www.ams.com/contact