



RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD3055 is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent R_{DS(on)} and gate charge for most of the synchronous buck converter applications.


TO-252(D-Pack)



FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

MARKING



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30	REF.
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			

PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

ABSOLUTE MAXIMUM RATINGS (T_A=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current @V _{GS} =10V ¹	I _D	18	A
T _C =100°C		10	A
Pulsed Drain Current ²	I _{DM}	60	A
Total Power Dissipation ⁴	P _D	25	W
Single Pulse Avalanche Energy ³	E _{AS}	72	mJ
Single Pulse Avalanche Current	I _{AS}	21	A
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient ¹	R _{θJA}	110	°C / W
Maximum Thermal Resistance Junction-Case ¹	R _{θJC}	5	°C / W

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	30	-	-	V	$V_{GS}=0$, $I_D=250\mu\text{A}$
Breakdown Voltage Temperature Coefficient	$\Delta BV_{DSS} / \Delta T_J$	-	0.023	-	V/°C	Reference to 25°C, $I_D=1\text{mA}$
Gate-Threshold Voltage	$V_{GS(th)}$	1	-	2.5	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
Forward Transconductance	g_{fs}	-	21.6	-	S	$V_{DS}=5\text{V}$, $I_D=15\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	±100	nA	$V_{GS}= \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$V_{DS}=24\text{V}$, $V_{GS}=0$
		-	-	5		$V_{DS}=24\text{V}$, $V_{GS}=0$
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	-	22	$\text{m}\Omega$	$V_{GS}=10\text{V}$, $I_D=15\text{A}$
		-	-	35		$V_{GS}=4.5\text{V}$, $I_D=10\text{A}$
Total Gate Charge ²	Q_g	-	6.2	-	nC	$I_D=15\text{A}$ $V_{DS}=15\text{V}$ $V_{GS}=4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	2.4	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	2.5	-		
Turn-on Delay Time ²	$T_{d(on)}$	-	3	-		
Rise Time	T_r	-	7.6	-	nS	$V_{DS}=15\text{V}$ $I_D=15\text{A}$ $V_{GS}=10\text{V}$ $R_G=3.3\Omega$ $R_D=1.9\Omega$
Turn-off Delay Time	$T_{d(off)}$	-	21	-		
Fall Time	T_f	-	4	-		
Input Capacitance	C_{iss}	-	572	-		
Output Capacitance	C_{oss}	-	81	-	pF	$V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1.0\text{MHz}$
Reverse Transfer Capacitance	C_{rss}	-	65	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ⁵	EAS	16	-	-	mJ	$V_{DD}=25\text{V}$, $L=0.1\text{mH}$, $I_{AS}=10\text{A}$
Source-Drain Diode						
Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$I_S=1\text{A}$, $V_{GS}=0$, $T_J=25^\circ\text{C}$,
Continuous Source Current ^{1,6}	I_S	-	-	18	A	$V_D=V_G=0$, Force Current
Pulsed Source Current ^{2,6}	I_{SM}	-	-	60	A	

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
- The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating. The test condition is $V_{DD}=25\text{V}$, $V_{GS}=10\text{V}$, $L=0.1\text{mH}$, $I_{AS}=17.8\text{A}$
- The power dissipation is limited by 150°C , junction temperature
- The Min. value is 100% EAS tested guarantee.
- The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform