



MOTOROLA

MC14049B MC14050B

HEX BUFFER

The MC14049B Hex Inverter/Buffer and MC14050B Noninverting Hex Buffer are constructed with MOS P-Channel and N-Channel enhancement mode devices in a single monolithic structure. These complementary MOS devices find primary use where low power dissipation and/or high noise immunity is desired. These devices provide logic level conversion using only one supply voltage, V_{DD} .

The input-signal high level (V_{IH}) can exceed the V_{DD} supply voltage for logic level conversions. Two TTL/DTL loads can be driven when the devices are used as a CMOS-to-TTL/DTL converter ($V_{DD} = 5.0$ V, $V_{OL} \leq 0.4$ V, $I_{OL} \geq 3.2$ mA).

Note that pins 13 and 16 are not connected internally on these devices; consequently connections to these terminals will not affect circuit operation.



- High Source and Sink Currents
- High-to-Low Level Converter
- Supply Voltage Range = 3.0 V to 18 V
- V_{IN} can exceed V_{DD}
- Meets JEDEC B Specifications
- Improved ESD Protection On All Inputs

MAXIMUM RATINGS¹ (Voltages referenced to V_{SS})

Characteristic	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to +18	Vdc
Input Voltage (DC or Transient)	V_{IN}	-0.5 to +18	Vdc
Output Voltage (DC or Transient)	V_{OUT}	-0.5 to $V_{DD} + 0.5$	Vdc
Input Current (DC or Transient), per pin	I_{IN}	± 10	mA
Output Current (DC or Transient), per pin	I_{OUT}	+45	mA
Power Dissipation, per Package ² (Plastic/Ceramic) (SOIC)	PD	825 740	mW
Storage Temperature	T_{STG}	65 to +150	°C
Lead Temperature (8-Second Soldering)	T_L	260	°C

¹Maximum Ratings are those values beyond which damage to the device may occur.

²Temperature Derating: See Figure 3.




ORDERING INFORMATION


MC14XXXBCL Ceramic
MC14XXXBCP Plastic
MC14XXXBD SOIC

6

$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for all packages



LOGIC DIAGRAM




LOGIC DIAGRAM

NC = Pin 13, 16
 V_{SS} = Pin 8
 V_{DD} = Pin 1

NC = Pin 13, 16
 V_{SS} = Pin 8
 V_{DD} = Pin 1

PIN ASSIGNMENT



MC14049B • MC14050B

ELECTRICAL CHARACTERISTICS (Voltages referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	-55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ ¹	Max	Min	Max	
Output Voltage V _{in} = V _{DD}	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	Vdc
		15	—	0.05	—	0	0.05	—	0.05	Vdc
	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	Vdc
		15	14.95	—	14.95	15	—	14.95	—	Vdc
Input Voltage (V _O = 4.5 Vdc) (V _O = 9.0 Vdc) (V _O = 13.5 Vdc)	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	Vdc
		15	—	4.0	—	6.75	4.0	—	4.0	Vdc
	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	Vdc
		15	11	—	11	8.25	—	11	—	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	I _{OH}	5.0	-1.6	—	-1.25	-2.5	—	-1.0	—	mAdc
		10	-1.6	—	-1.30	-2.6	—	-1.0	—	mAdc
		15	-4.7	—	-3.75	-10	—	-3.0	—	mAdc
	I _{OL}	5.0	3.75	—	3.2	6.0	—	2.6	—	mAdc
		10	10	—	8.0	16	—	6.6	—	mAdc
		15	30	—	24	40	—	19	—	mAdc
Input Current	I _{IN}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{IN}	—	—	—	—	10	20	—	—	pF
Quiescent Current (Per Package)	I _{DD}	5.0	—	1.0	—	0.002	1.0	—	30	μAdc
Total Supply Current 2,3 (Dynamic plus Quiescent, per package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	$I_T = (1.8 \mu A/kHz) f + I_{DD}$						μAdc	
		10	$I_T = (3.5 \mu A/kHz) f - I_{DD}$							
		15	$I_T = (5.3 \mu A/kHz) f - I_{DD}$							

¹ Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

² The formulas given are for the typical characteristics only at +25°C

³ To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V/f$$

Where: I_T is in μA (per Package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency and k = 0.002.

6

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields **referenced to the V_{SS} pin only**. Extra precautions must be taken to avoid applications of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, the ranges V_{SS} ≤ V_{in} ≤ 18 V and V_{SS} ≤ V_{out} ≤ V_{DD} are recommended.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

MC14049B • MC14050B

AC SWITCHING CHARACTERISTICS¹ ($C_L = 50 \text{ pF}$, $T_A = +25^\circ\text{C}$)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ ²	Max	Unit
Output Rise Time	t _{TLH}					ns
t _{TLH} = (0.7 ns/pF) $C_L + 65 \text{ ns}$		5.0	—	100	160	
t _{TLH} = (0.25 ns/pF) $C_L + 37.5 \text{ ns}$		10	—	50	80	
t _{TLH} = (0.2 ns/pF) $C_L + 30 \text{ ns}$		15	—	40	60	
Output Fall Time	t _{THL}					ns
t _{THL} = (0.2 ns/pF) $C_L + 30 \text{ ns}$		5.0	—	40	60	
t _{THL} = (0.06 ns/pF) $C_L + 17 \text{ ns}$		10	—	20	40	
t _{THL} = (0.04 ns/pF) $C_L + 13 \text{ ns}$		15	—	15	30	
Propagation Delay Time	t _{PLH}					ns
t _{PLH} = (0.33 ns/pF) $C_L + 63.5 \text{ ns}$		5.0	—	80	140	
t _{PLH} = (0.19 ns/pF) $C_L + 30.5 \text{ ns}$		10	—	40	80	
t _{PLH} = (0.06 ns/pF) $C_L + 27 \text{ ns}$		15	—	30	60	
Propagation Delay Time	t _{PHL}					ns
t _{PHL} = (0.2 ns/pF) $C_L + 30 \text{ ns}$		5.0	—	40	80	
t _{PHL} = (0.1 ns/pF) $C_L + 15 \text{ ns}$		10	—	20	40	
t _{PHL} = (0.05 ns/pF) $C_L + 12.5 \text{ ns}$		15	—	15	30	

1 The formulas given are for the typical characteristics only at 25°C.

2 Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





FIGURE 1 — TYPICAL OUTPUT SOURCE CHARACTERISTICS




FIGURE 2 — TYPICAL OUTPUT SINK CHARACTERISTICS

MC14049B • MC14050B




FIGURE 3 — AMBIENT TEMPERATURE POWER DERATING

6




FIGURE 4 — SWITCHING TIME TEST CIRCUIT AND WAVEFORMS