### **Product Preview**

# 4M x 40 Bit Dynamic Random Access Memory Module for Error Correction Applications


The MCM404x0 is a dynamic random access memory (DRAM) module organized as 4,194,304 x 40 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of ten MCM517400 DRAMs housed in J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22  $\mu F$  (min) decoupling capacitor mounted under each DRAM. The MCM517400 is a CMOS high-speed dynamic random access memory organized as 4,194,304 four-bit words and fabricated with CMOS silicon-gate process technology.


- · Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- · RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: MCM404x0 = 32 ms (Max)
- Consists of Ten 4M x 4 DRAMs, and Ten 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t<sub>RAC</sub>): MCM404x0-60 = 60 ns (Max)
   MCM404x0-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM404x0-60 = 6.60 W (Max)
   MCM404x0-70 = 5.50 W (Max)
- Low Standby Power Dissipation: TTL Levels = 110 mW (Max)
   CMOS Levels = 55 mW (Max)
- MCM40420 Available Now as Doublesided Module
- MCM40400 Available Second-Half 1994

PIN NAMES							
A0 – A10         Address Inputs           CAS0         Column Address Strobe           RAS0         Row Address Strobe           ECC         Configuration Detection           V <sub>CC</sub> Power (+ 5 V)           NC         No Connection	DQ0 − DQ39         Data Input/Output           PD1 − PD5         Presence Detect           W         Read/Write Input           OE         Output Enable           VSS         Ground						

All power supply and ground pins must be connected for proper operation of the device.


## MCM40400 MCM40420





This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

...\_\_\_



Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	٧ <sub>SS</sub>	13	A1	25	DQ13	37	DQ19	49	DQ22	61	DQ33
2	DQ0	14	A2	26	DQ14	38	DQ20	50	DQ23	62	DQ34
3	DQ1	15	A3	27	DQ15	39	Vss	51	DQ24	63	DQ35
4	DQ2	16	A4	28	<b>A</b> 7	40	CAS0	52	DQ25	64	DQ36
5	DQ3	17	<b>A</b> 5	29	DQ16	41	A10	53	DQ26	65	DQ37
6	DQ4	18	A6	30	V <sub>CC</sub>	42	NC	54	DQ27	66	DQ38
7	DQ5	19	ŌE	31	A8	43	NC	55	DQ28	67	PD1
8	DQ6	20	DQ8	32	A9	44	RAS0	56	DQ29	68	PD2
9	DQ7	21	DQ9	33	NC	45	NC	57	DQ30	69	PD3
10	VCC	22	DQ10	34	NC	46	DQ21	58	DQ31	70	PD4
11	PD5	23	DQ11	35	DQ17	47	W	59	Vcc	71	DQ39
12	A0	24	DQ12	36	DQ18	48	ĒCC	60	DQ32	72	VSS

#### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	٧
Data Output Current	lout	50	mA
Power Dissipation	PD	7.0	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

5

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

#### RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit				
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧				
	Vss	0	0	0					
Logic High Voltage, All Inputs	V <sub>IH</sub>	2.4	-	V <sub>CC</sub> + 0.5 V	٧				
Logic Low Voltage, All Inputs	VIL	- 0.5*	_	0.8	٧				

<sup>\* -2.0</sup> V at pulse width ≤ 20 ns.

#### DC CHARACTERISTICS AND SUPPLY CURRENTS (All voltages referenced to VSS)

Characteristic			Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current	MCM404x0-60, $t_{RC}$ = 110 ns MCM404x0-70, $t_{RC}$ = 130 ns	I <sub>CC1</sub>	_	1200 1000	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS =	CAS = VIH)	I <sub>CC2</sub>	_	20	mA	
V <sub>CC</sub> Power Supply Current During RAS-Only Refresh Cycles (CAS = V <sub>IH</sub> )  MCM404x0-60, t <sub>RC</sub> = 110 ns  MCM404x0-70, t <sub>RC</sub> = 130 ns		ICC3	_	1200 1000	mA	1, 2
V <sub>CC</sub> Power Supply Current During Fast Page	Mode Cycle ( <del>RAS</del> = V <sub>IL</sub> ) MCM404x0-60, tp <sub>C</sub> = 40 ns MCM404x0-70, tp <sub>C</sub> = 45 ns	ICC4(P)		700 600	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS =	<del>CAS</del> = V <sub>CC</sub> - 0.2 V)	ICC5	_	10	mA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle  MCM404x0-60, t <sub>RC</sub> = 110 ns  MCM404x0-70, t <sub>PC</sub> = 130 ns		I <sub>CC6</sub>	=	1200 1000	mA	1
Input Leakage Current (0 V ≤ V <sub>in</sub> ≤ V <sub>CC</sub> )		l <sub>lkg(l)</sub>	- 100	100	μА	
Output Leakage Current (0 V ≤ V <sub>Out</sub> ≤ V <sub>CC</sub> , C	Output Disable)	lkg(O)	- 10	10	μА	
Output High Voltage (IOH = - 5 mA)		Voн	2.4	_	٧	
Output Low Voltage (IOL = 4.2 mA)		VOL	_	0.4	٧	

#### NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Address may be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of I<sub>CC4</sub>, it can be changed once or less during t<sub>PC</sub>.

#### $\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C, V}_{CC} = 5\text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Max	Unit
Input Capacitance W, OE, F	A0 – A10 RAS0, CAS0 C <sub>in</sub>	60 80	pF
I/O Capacitance	OQ0 - DQ39 C <sub>I/O</sub>	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> =  $5.0 \text{ V} \pm 10\%$ , T<sub>A</sub> = 0 to  $70^{\circ}$ C, Unless Otherwise Noted)

#### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symt	Symbol		MCM404x0-60		MCM404x0-70		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	t <sub>RELREL</sub>	<sup>t</sup> RC	110		130	_	ns	5
Read-Write Cycle Time	t <sub>RELREL</sub>	tRWC	155	-	180		ns	5
Access Time from RAS	t <sub>RELQV</sub>	tRAC		60	_	70	ns	6, 7
Access Time from CAS	tCELQV	tCAC	_	15	_	20	ns	6, 8
Access Time from Column Address	tavqv	taa	_	30	_	35	ns	6, 9
Access Time from Precharge CAS	<sup>†</sup> CEHQV	<sup>†</sup> CPA	_	35	_	40	ns	6
CAS to Output in Low-Z	t <sub>CELQX</sub>	tCLZ	0		0		ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	15	0	15	ns	10
Transition Time (Rise and Fall)	t <sub>T</sub>	tŢ	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	40	_	50	_	ns	
RAS Pulse Width	<sup>†</sup> RELREH	†RAS	60	10 k	70	10 k	ns	
RAS Hold Time	†CELREH	tRSH	15	_	20	_	ns	
CAS Hold Time	†RELCEH	tcsH	60	_	70		ns	
CAS Precharge to RAS Hold Time	tCEHREH.	t <sub>RHCP</sub>	35	_	40	_	ns	
CAS Pulse Width	†CELCEH	†CAS	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	45	20	50	ns	11
RAS to Column Address Delay Time	†RELAV	<sup>t</sup> RAD	15	30	15	35	ns	12
CAS to RAS Precharge Time	†CEHREL	tCRP	5	_	5		ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	10		ns	
Row Address Setup Time	†AVREL	t <sub>ASR</sub>	0	_	0	_	ns	
Row Address Hold Time	†RELAX	t <sub>RAH</sub>	10	_	10	_	ns	
Column Address Setup Time	tAVCEL	tASC	0		0	_	ns	
Column Address Hold Time	†CELAX	tCAH	10		15		ns	
Column Address to RAS Lead Time	†AVREH	tRAL	30		35		ns	
Read Command Setup Time	tWHCEL	tRCS	0	<u> </u>	0		ns	

#### NOTES:

(continued)

- 1.  $V_{|H}$  (min) and  $V_{|L}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{|H}$  and  $V_{|L}$ .
- 2. An initial pause of 200 µs is required after power-up tollowed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>|H</sub> and V<sub>|L</sub> (or between V<sub>|H</sub> and V<sub>|H</sub>) in a monotonic manner.
- 4. AC measurements t<sub>T</sub> = 5.0 ns.
- The specification for t<sub>RC</sub> (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- 7. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
- 10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAD</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.

MOTOROLA DRAM MCM40400•MCM40420 5-291

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symbol		MCM404x0-60		MCM404x0-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Command Hold Time Referenced to CAS	<sup>t</sup> CEHWX	t <sub>RCH</sub>	0		0		ns	13
Read Command Hold Time Referenced to RAS	†REHWX	tRRH	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	twch	10	_	15		ns	
Write Command Pulse Width	twLWH	twp	10	_	15		ns	
Write Command to RAS Lead Time	twlreh	tRWL	15	_	20		ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	15	_	20	_	ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	-	ns	14
Data In Hold Time	†CELDX	t <sub>DH</sub>	10	_	15	_	ns	14
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15
CAS to Write Delay	tCELWL	tCWD	40		45	_	ns	15
RAS to Write Delay	†RELWL	tRWD	85	_	95	_	ns	15
Column Address to Write Delay	tavwl	tAWD	55	_	60		ns	15
Refresh Period	t <sub>RVRV</sub>	†RFSH		32	_	32	ms	
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5		5	-	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>†</sup> RELCEH	tCHR	10		15	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	<sup>t</sup> RPC	. 5	_	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	†CPT	20	-	30	-	ns	
Write Command Setup Time (Test Mode)	†WLREL	twrs	10	_	10		ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	<sup>†</sup> WTH	10	_	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	twhrel	twap	10		10		ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	†RELWL	tWRH	10		10	_	ns	
RAS Hold Time Referenced to OE	<sup>t</sup> GLREH	tROH	10	_	10		ns	
OE Access Time	<sup>t</sup> GLQV	tGA	_	15	_	20	ns	6
OE to Data Delay	<sup>t</sup> GLHDX	tGD	15	_	15	_	ns	
Output Buffer Turn-Off Delay Time from OE	tGHQZ	tGZ	0	15	0	15	ns	16
OE Command Hold Time	tWLGL	<sup>t</sup> GH	15		15		ns	
Output Disable Setup Time	<sup>t</sup> GHCEL	tods	0	_	0		ns	

#### NOTES:

- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 14. These parameters are referenced to CAS leading edge in early write cycles and to  $\overline{W}$  leading edge in late write or read-write cycles.
- 15. twos, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twos ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 16. topf (max) and/or tgZ (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

#### FAST PAGE MODE READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symbol MCM		MCM4	04x0-60	MCM404x0-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Fast Page Mode Cycle Time	tCELCEL	tPC	40		45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	†CEHREH	tRHCP	35		40	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	t <sub>PRWC</sub>	85	_	90	_	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	trasp .	60	200 k	70	200 k	ns	
CAS Precharge to Write Delay	tCEHWL	tCPWD	60	<u> </u>	65	_	ns	5

#### NOTES:


- 1. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>|L</sub> and V<sub>|L</sub> (or between V<sub>|L</sub> and V<sub>|H</sub>) in a monotonic manner.
- 4. AC measurements  $t_T = 5.0$  ns.
- 5. twcs. t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through-out the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

MOTOROLA DRAM MCM40400•MCM40420 5-293

#### **READ CYCLE (FAST PAGE MODE)**




#### **EARLY WRITE CYCLE**







## **OE** CONTROLLED LATE WRITE CYCLE †RAS $\overline{\text{RAS}} \ \, \begin{matrix} v_{\text{IH}} - \\ v_{\text{IL}} - \end{matrix}$ tCSH--tcrp-<sup>t</sup>RSH tCAS IASC drah ADDRESSES $V_{IH}$ — $V_{IL}$ — COLUMN 1CWL 1RWL -tGH VALID DATA IN **READ-WRITE CYCLE** -tcsh <sup>t</sup>RSH -tCRP tcas tCAH -- trah COLUMN tCWL-<- \RAD→ - tCWD - tawl t<sub>RWD</sub> ν<sub>IH</sub> --tga tgd. <-tcac-> t<sub>GZ</sub>--VALID DATA OUT VALID DATA IN tCLZ




#### **FAST PAGE MODE EARLY WRITE CYCLE**






## RAS-ONLY REFRESH CYCLE (W and OE are Don't Care)




#### CAS BEFORE RAS REFRESH CYCLE (OE and A0 – A10 are Don't Care)




5


#### HIDDEN REFRESH CYCLE (READ) (FAST PAGE MODE)



#### HIDDEN REFRESH CYCLE (EARLY WRITE)



#### CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty two address bits. eleven rows and eleven columns, will decode one of the 4,194,304 four bit word locations in the device. RAS active transition is followed by CAS active transition (active = VII., t<sub>RCD</sub> minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tpah) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the 16M module family per device: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read-write cycle, and fast page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCs (minimum) before the CAS or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

Both CAS and output enable (OE) control read access time: CAS must be active before or at tRCD maximum and OE must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC. If the tRCD maximum is exceeded and/or OE active transition does not occur in time, read access time is determined by either the CAS or OE clock active transition (tCAC or tGA).

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read-write. Early and late write modes are discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in ADDRESSING THE **RAM.** Write mode is enabled by the transition of  $\overline{W}$  to active (VIL). Early and late write modes are distinguished by the active transition of W, with respect to CAS. Minimum active time tRAS and tCAS, and precharge time tRP, apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time twos before CAS active transition. Column address setup and hold times (tASC, tCAH) and data in (D) setup and hold times (tDS, tDH) are referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with CAS active transition, keeping data-out buffers disabled.

A late-write cycle (referred to as OE-controlled write) occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10 microseconds after CAS active transition, (tRCD + tCWD + tRWL + 2tT) ≤ tRAS, if other timing minimums (tRCD, tRWL, and t<sub>T</sub>) are maintained. D timing parameters are referenced to  $\overline{\mathbf{W}}$  active transition in a late write cycle. Output buffers are enabled by CAS active transition. Outputs are switched off by OE inactive transition, which is required to write to the device. Q may be indeterminate (see note 15 of AC Operating Conditions table). RAS and CAS must remain active for tRWL and tCWL, respectively, after  $\overline{\boldsymbol{W}}$  active transition to complete the write cycle.  $\overline{\text{OE}}$  must remain inactive for  $t_{GH}$  after  $\overline{W}$  active transition to complete the write cycle.

#### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section. except W must remain high for town and/or town minimum, to guarantee valid Q before writing the bit.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (2048 columns) on a selected row of the module family. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIII. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum top, while RAS remains low (VII ). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc or tppwc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation. (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

MOTOROLA DRAM MCM40400 • MCM40420

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the module require refresh every 32 milliseconds.

This is accomplished by cycling through the 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the module family. Burst refresh, a refresh of all rows consecutively, must be performed every 32 milliseconds.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

#### **RAS-Only Refresh**

 $\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high  $(V_{IH})$  throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

#### **CAS** Before RAS Refresh

 $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{\text{W}}$  must be inactive for time  $t_{\text{WRP}}$  before and time  $t_{\text{WRH}}$  after  $\overline{\text{RAS}}$  active transition to prevent switching the device into a **test mode cycle**.

#### **Hidden Refresh**

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{CAS}$  active at the end of a read or write cycle while  $\overline{RAS}$  cycles inactive for tpp and back to active starts the hidden refresh. This is essentially the execution of a  $\overline{CAS}$  before  $\overline{RAS}$  refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with respect to  $\overline{RAS}$  active transition (to prevent test mode entry) as in  $\overline{CAS}$  before  $\overline{RAS}$  refresh.

#### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 2048 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 2048 times.
- Read the "1"s that were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 2048 times.
- Read "0"s which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

## ORDERING INFORMATION (Order by Full Part Number)

<u>мсм</u>	40400 or 40420	X XX		
Motorola Memory Prefix ————		<u> </u>	Speed (60 = 60 ns, 3	70 = 70 ns)
Part Number ————			Package (S = SIMM	, SG = Gold Pad SIMM)
Full Part	Numbers — MCM4	0400S60 N	/ICM40400SG60	
	MCM4	0400\$70 N	//CM40400SG70	
	MCM4	0420S60 N	//CM40420SG60	
	LACE A A	0400070 4	ACMADA20CCZO	