




KERSEMI ELECTRONIC CO.,LTD.

**IRLR7821CPBF
IRLU7821CPBF**

Applications

- High Frequency Synchronous Buck
Converters for Computer Processor Power
- High Frequency Isolated DC-DC
Converters with Synchronous Rectification
for Telecom and Industrial Use
- Lead-Free

D-Pak I-Pak
IRLR7821CPbF IRLU7821CPbF



Benefits

- Very Low RDS(on) at 4.5V V_{GS}
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage
and Current

V _{DSS}	R _{DS(on)} max	Q _g
30V	10mΩ	10nC

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	30	V
V _{GS}	Gate-to-Source Voltage	± 20	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	65④	A
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	47④	
I _{DM}	Pulsed Drain Current ①	260	W
P _D @ T _C = 25°C	Maximum Power Dissipation	75	
P _D @ T _C = 100°C	Maximum Power Dissipation	37.5	W/°C
	Linear Derating Factor	0.50	
T _J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	2.0	°C/W
R _{θJA}	Junction-to-Ambient (PCB Mount)⑤	—	50	
R _{θJA}	Junction-to-Ambient	—	110	


Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	30	—	—	V	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	23	—	mV/ $^\circ\text{C}$	Reference to 25°C , $\text{I}_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	7.5	10	m Ω	$\text{V}_{\text{GS}} = 10\text{V}$, $\text{I}_D = 15\text{A}$ ④
		—	9.5	12.5		$\text{V}_{\text{GS}} = 4.5\text{V}$, $\text{I}_D = 12\text{A}$ ④
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	—	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$, $\text{I}_D = 250\mu\text{A}$
$\Delta \text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage Coefficient	—	-5.3	—	mV/ $^\circ\text{C}$	
I_{DSS}	Drain-to-Source Leakage Current	—	—	1.0	μA	$\text{V}_{\text{DS}} = 24\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$
		—	—	150		$\text{V}_{\text{DS}} = 24\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$, $T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$\text{V}_{\text{GS}} = -20\text{V}$
g_{fs}	Forward Transconductance	46	—	—	S	$\text{V}_{\text{DS}} = 15\text{V}$, $\text{I}_D = 12\text{A}$
Q_g	Total Gate Charge	—	10	14	nC	$\text{V}_{\text{DS}} = 16\text{V}$ $\text{V}_{\text{GS}} = 4.5\text{V}$ $\text{I}_D = 12\text{A}$ See Fig. 16
$\text{Q}_{\text{gs}1}$	Pre-V _{th} Gate-to-Source Charge	—	2.0	—		
$\text{Q}_{\text{gs}2}$	Post-V _{th} Gate-to-Source Charge	—	1.2	—		
Q_{gd}	Gate-to-Drain Charge	—	2.5	—		
Q_{godr}	Gate Charge Overdrive	—	4.3	—		
Q_{sw}	Switch Charge ($\text{Q}_{\text{gs}2} + \text{Q}_{\text{gd}}$)	—	3.7	—		
Q_{oss}	Output Charge	—	8.5	—	nC	$\text{V}_{\text{DS}} = 16\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	11	—	ns	$\text{V}_{\text{DD}} = 15\text{V}$, $\text{V}_{\text{GS}} = 4.5\text{V}$ ④ $\text{I}_D = 12\text{A}$ Clamped Inductive Load
t_r	Rise Time	—	4.2	—		
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	10	—		
t_f	Fall Time	—	3.2	—		
C_{iss}	Input Capacitance	—	1030	—	pF	$\text{V}_{\text{GS}} = 0\text{V}$ $\text{V}_{\text{DS}} = 15\text{V}$ $f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	360	—		
C_{rss}	Reverse Transfer Capacitance	—	120	—		

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②⑥	—	230	mJ
I_{AR}	Avalanche Current ①	—	12	A
E_{AR}	Repetitive Avalanche Energy ①	—	7.5	mJ

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_s	Continuous Source Current (Body Diode)	—	—	65 ^④	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①⑥	—	—	260		
V_{SD}	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}$, $I_S = 12\text{A}$, $\text{V}_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	26	38	ns	$T_J = 25^\circ\text{C}$, $I_F = 12\text{A}$, $\text{V}_{\text{DD}} = 15\text{V}$
Q_{rr}	Reverse Recovery Charge	—	15	23	nC	$\text{di}/\text{dt} = 100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				



IRLR7821CPBF
IRLU7821CPBF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature



IRLR7821CPBF
IRLU7821CPBF




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10. Threshold Voltage Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{aligned} P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left(I \times \frac{Q_{gd}}{i_g} \times V_{in} \times f \right) + \left(I \times \frac{Q_{gs2}}{i_g} \times V_{in} \times f \right) \\ &+ \left(Q_g \times V_g \times f \right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f \right) \end{aligned}$$

This simplified loss equation includes the terms Q_{gs2} and Q_{oss} which are new to Power MOSFET data sheets.

Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 16.

Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to I_{dmax} at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how Q_{oss} is formed by the parallel combination of the voltage dependant (non-linear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by;

$$\begin{aligned} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left(Q_g \times V_g \times f \right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f \right) + \left(Q_{rr} \times V_{in} \times f \right) \end{aligned}$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transferred to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFET's susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in} . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current. The ratio of Q_{gd}/Q_{gs1} must be minimized to reduce the potential for Cdv/dt turn on.





Figure A: Q_{oss} Characteristic



IRLR7821CPBF
IRLU7821CPBF

D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. - DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. - DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]
3. - LEAD DIMENSION UNCONTROLLED IN LS
4. - DIMENSION D, E, L3 & L5 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
5. - SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP
6. - DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
7. - DIMENSION E & G APPLIED TO BASE METAL ONLY.
8. - DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
9. - OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
O	MIN. MAX.	MIN. MAX.	
A	2.18 2.39	.086 .094	
A1	- 0.13	- .005	
b	0.64 0.89	.025 .035	
b1	0.65 0.79	.025 .031	7
b2	0.76 1.14	.030 .045	
b3	4.95 5.46	.195 .215	4
c	0.46 0.61	.018 .024	
c1	0.41 0.56	.016 .022	7
c2	0.46 0.89	.018 .035	
D	5.97 6.22	.235 .245	6
D1	5.21 -	.205 -	4
E	6.35 6.73	.250 .265	6
E1	4.32 -	.170 -	4
e	2.29 BSC	.090 BSC	
H	9.40 10.41	.370 .410	
L	1.40 1.78	.055 .070	
L1	2.74 BSC	.108 REF.	
L2	0.51 BSC	.020 BSC	
L3	0.89 1.27	.035 .050	4
L4	- 1.02	- .040	
L5	1.14 1.52	.045 .060	3
e1	0° 10°	0° 10°	
e2	0° 15°	0° 15°	
e3	25° 35°	25° 35°	

LEAD ASSIGNMENTS

HEXFET

1. - GATE
2. - DRAIN
3. - SOURCE
4. - DRAIN

IGBT & CoPAK

1. - GATE
2. - COLLECTOR
3. - Emitter
4. - COLLECTOR



D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120
WITH ASSEMBLY
LOT CODE 1234
ASSEMBLED ON WW 16, 2001
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position
indicates "Lead-Free"

"P" in assembly line position indicates
"Lead-Free" qualification to the Consumer-level

OR






IRLR7821CPBF
IRLU7821CPBF

I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS]
- 3.- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 4.- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
- 5.- LEAD DIMENSION UNCONTROLLED IN L3.
- 6.- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.
- 7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).
- 8.- CONTROLLING DIMENSION : INCHES.

S Y M B O L	DIMENSIONS		N O T E S
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	2.18	2.39	.086 .094
A1	0.89	1.14	.035 .045
b	0.64	0.89	.025 .035
b1	0.65	0.79	.025 .031
b2	0.76	1.14	.030 .045
b3	0.76	1.04	.030 .041
b4	4.95	5.46	.195 .215
c	0.46	0.61	.018 .024
c1	0.41	0.56	.016 .022
c2	0.46	0.89	.018 .035
D	5.97	6.22	.235 .245
D1	5.21	—	.205 —
E	6.35	6.73	.250 .265
E1	4.32	—	.170 —
e	2.29	BSC	.090 BSC
L	8.89	9.65	.350 .380
L1	1.91	2.29	.075 .090
L2	0.89	1.27	.035 .050
L3	1.14	1.52	.045 .060
ø1	0"	15"	0" 15"
ø2	25°	35°	25° 35°

LEAD ASSIGNMENTS


HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120
WITH ASSEMBLY
LOT CODE 5678
ASSEMBLED ON WW 19, 2001
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position
indicates Lead-Free™




OR




D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 3.2\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 12\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 30A.
- ⑤ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.