


**KS54AHCT 373  
KS74AHCT****Octal D-Type Transparent Latches  
with 3-State Outputs T-46-07-05****FEATURES**

- 8 latches in a single package
- Full parallel access for loading
- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- 3-State outputs with high drive current ( $I_{OL} = 24 \text{ mA} @ V_{OL} = 0.5\text{V}$ ) for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
KS74AHCT:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
KS54AHCT:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

**PIN CONFIGURATION****DESCRIPTION**

The '373 consists of 8 high-speed D-type latches coupled to 3-state output buffers with high drive current capability. It can be used in implementing buffer registers, I/O ports, bidirectional bus drivers and working registers.

The latches are transparent: when the enable (C) is high, the Q outputs follow the data (D) inputs. When the enable is low, the outputs latch at the levels that were set up at the D inputs.

The output buffers are controlled by a common signal ( $\bar{OC}$ ) which places the outputs at a high-impedance state when it is taken high. The  $\bar{OC}$  signal does not affect the internal operations of the latches. Old data can be retained or new data can be entered while outputs are off.


These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to Vcc and ground.

**FUNCTION TABLE**

(Each Latch)

Inputs		Output	
$\bar{OC}$	Enable C	D	Q
L	H	H	H
L	H	L'	L
L	L	X	$Q_0$
H	X	X	Z

**LOGIC DIAGRAM**

SAMSUNG SEMICONDUCTOR

**KS54AHCT 373  
KS74AHCT****Octal D-Type Transparent Latches  
with 3-State Outputs** T-46-07-05**Absolute Maximum Ratings\***

Supply Voltage Range, V <sub>CC</sub>	.....	-0.5V to +7V
DC Input Diode Current, I <sub>IK</sub> (V <sub>I</sub> < -0.5V or V <sub>I</sub> > V <sub>CC</sub> +0.5V)	.....	±20 mA
DC Output Diode Current, I <sub>OK</sub> (V <sub>O</sub> < -0.5V or V <sub>O</sub> > V <sub>CC</sub> +0.5V)	.....	±20 mA
Continuous Output Current Per Pin, I <sub>O</sub> (-0.5V < V <sub>O</sub> < V <sub>CC</sub> +0.5V)	.....	±70 mA
Continuous Current Through V <sub>CC</sub> or GND pins	.....	±250 mA
Storage Temperature Range, T <sub>STG</sub>	.....	-65°C to +150°C
Power Dissipation Per Package, P <sub>D</sub> †	.....	500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:  
Plastic Package (N): -12mW/°C from 65°C to 85°C  
Ceramic Package (J): -12mW/°C from 100°C to 125°C

**Recommended Operating Conditions**

Supply Voltage, V <sub>CC</sub>	.....	4.5V to 5.5V
DC Input & Output Voltages*, V <sub>IN</sub> , V <sub>OUT</sub>	.....	0V to V <sub>CC</sub>

## Operating Temperature

Range	KS74AHCT: -40°C to +85°C
	KS54AHCT: -55°C to +125°C

Input Rise & Fall Times, t<sub>R</sub>, t<sub>F</sub> ..... Max 500 ns

\* Unused inputs must always be tied to an appropriate logic voltage level (either V<sub>CC</sub> or GND)

**DC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub>=5V±10% Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	T <sub>A</sub> =25°C	KS74AHCT	KS54AHCT	Unit
			Typ	T <sub>A</sub> = -40°C to +85°C	T <sub>A</sub> = -55°C to +125°C	
Minimum High-Level Input Voltage	V <sub>IH</sub>		2.0	2.0	2.0	V
Maximum Low-Level Input Voltage	V <sub>IL</sub>		0.8	0.8	0.8	V
Minimum High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> =-20µA I <sub>O</sub> =-6mA	V <sub>CC</sub> 4.2 -0.1 3.98	V <sub>CC</sub> -0.1 3.84	V <sub>CC</sub> -0.1 3.7	V
Maximum Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>O</sub> =20µA I <sub>O</sub> =12mA I <sub>O</sub> =24mA	0	0.1 0.26 0.39	0.1 0.33 0.5	V
Maximum Input Current	I <sub>IN</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND		±0.1	±1.0	µA
Maximum 3-State Leakage Current	I <sub>OZ</sub>	Output Enable =V <sub>IH</sub> V <sub>OUT</sub> =V <sub>CC</sub> or GND		±0.5	±5.0	µA
Maximum Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0µA		8.0	80.0	µA
Additional Worst Case Supply Current	ΔI <sub>CC</sub>	per input pin V <sub>I</sub> =2.4V other Inputs: at V <sub>CC</sub> or GND I <sub>OUT</sub> =0µA		2.7	2.9	mA







SAMSUNG SEMICONDUCTOR

KS54AHCT 373  
KS74AHCTOctal D-Type Transparent Latches  
with 3-State Outputs T-46-07-05AC ELECTRICAL CHARACTERISTICS (Input  $t_r$ ,  $t_f \leq 2$  ns), AHCT373

Characteristic	Symbol	Conditions <sup>†</sup>	$T_a = 25^\circ C$	KS74AHCT		KS54AHCT		Unit	
			$V_{cc} = 5.0V$	Type	Min	Max	Min		
Propagation Delay, D to Q	$t_{PLH}$	$C_L = 50pF$ $C_L = 150pF$	8 11		14 19		17 23	ns	
	$t_{PLH}$	$C_L = 50pF$ $C_L = 150pF$	8 11		14 19		17 23		
Propagation Delay, C to Q	$t_{PLH}$	$C_L = 50pF$ $C_L = 150pF$	14 17		23 28		27 33	ns	
	$t_{PLH}$	$C_L = 50pF$ $C_L = 150pF$	14 17		23 28		27 33		
Output Enable Time, OC to any Q	$t_{PZH}$	$R_L = 1k\Omega$	$C_L = 50pF$ $C_L = 150pF$	12 15		20 25		24 30	ns
	$t_{PZL}$		$C_L = 50pF$ $C_L = 150pF$	12 15		20 25		24 30	
Output Disable Time, OC to any Q	$t_{PHZ}$	$R_L = 1k\Omega$		13		18		22	ns
	$t_{PLZ}$		$C_L = 50pF$	13		18		22	
Pulse Width, C High	$t_w$			9	15		18		ns
Setup Time, D before C↓	$t_{SU}$			6	10		10		ns
Hold Time, D after C↓	$t_h$			3	5		7		ns
Input Capacitance	$C_{IN}$			5					pF
Output Capacitance	$C_{OUT}$	Output Disabled		10					pF
Power Dissipation Capacitance* (per latch)	$C_{PD}$	$\bar{OC} = V_{cc}$ $\bar{OC} = GND$		5 30					pF

\*  $C_{PD}$  determines the no-load dynamic power dissipation:  $P_D = C_{PD} V_{cc}^2 f + I_{cc} V_{cc}$ .<sup>†</sup> For AC switching test circuits and timing waveforms see section 2.

SAMSUNG SEMICONDUCTOR

**PACKAGE DIMENSIONS**T-90-20**1. PLASTIC PACKAGES**

7







SAMSUNG SEMICONDUCTOR





1675

A-04

781

**PACKAGE DIMENSIONS****T-90-20****SAMSUNG SEMICONDUCTOR****1676****A-05**

782

**PACKAGE DIMENSIONS**T-90-20**2. CERAMIC PACKAGES****14-Pin Ceramic DIP Units: mm****16-Pin Ceramic DIP Units: mm****20-Pin Ceramic DIP Units: mm****24-Pin Ceramic DIP Units: mm**

7



SAMSUNG SEMICONDUCTOR

1677

A-06

783