

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 2097152-word by 8-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	\overline{OE} access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M417800AXX-5,-5S	50	13	25	13	90	655
M5M417800AXX-6,-6S	60	15	30	15	110	540
M5M417800AXX-7,-7S	70	20	35	20	130	475


XX = J, TP, RT

- Standard 28 pin SOJ, 28 pin TSOP
 - Single 5V \pm 10% supply
 - Low stand-by power dissipation
 - 5.5mW (Max) CMOS Input level
 - 2.2mW*(Max) CMOS Input level
 - Low operating power dissipation
 - M5M417800Axx- 5, -5S 800.0mW (Max)
 - M5M417800Axx- 6, -6S 660.0mW (Max)
 - M5M417800Axx- 7, -7S 580.0mW (Max)
 - Self refresh capability*
 - self refresh current 400.0 μ A (Max)
 - Fast-page mode, Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
 - Early-write mode and OE to control output buffer impedance
 - All inputs, output TTL compatible and low capacitance
 - 2048 refresh cycles every 32ms (A0~A10)
- *Applicable to self refresh version (M5M417800AJ, TP, RT -5S, -6S, -7S : option only)


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN CONFIGURATION (TOP VIEW)



Outline 28P0K (400mil SOJ)



Outline 28P3Y - H (400mil TSOP)



Outline 28P3Y - J (400mil TSOP)

NC : NO CONNECTION
www.DataSheet4U.com

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****FUNCTION**


The M5M417800AJ, TP, RT provide, in addition to normal read, write, and read-modify-write operations, a number of other

functions, e.g., fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CAS	W	OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
Self refresh	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

BLOCK DIAGRAM

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to V _{ss}	-1~7	V
V _i	Input voltage		-1~7	V
V _o	Output voltage		-1~7	V
I _o	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{cc}	Supply voltage	4.5	5	5.5	V
V _{ss}	Supply voltage	0	0	0	V
V _{ih}	High-level input voltage, all inputs	2.4		6.0	V
V _{il}	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1 : All voltage values are with respect to V_{ss}**ELECTRICAL CHARACTERISTICS** (T_a = 0~70°C, V_{cc} = 5V±10%, V_{ss} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions			Limits	Unit	
		Min	Typ	Max			
V _{oh}	High-level output voltage	I _{oh} = -5mA	2.4		V _{cc}	V	
V _{ol}	Low-level output voltage	I _{ol} = 4.2mA	0		0.4	V	
I _{oz}	Off-state output current	Q floating 0V ≤ V _{out} ≤ 5.5V	-10		10	μA	
I _i	Input current	0V ≤ V _{in} ≤ 6.5V, Other inputs pins = 0V	-10		10	μA	
I _{cc1} (AV)	Average supply current from V _{cc} operating (Note 3,4)	M5M417800A-5,-5S	RAS, CAS cycling trc = t _{rc} = min. output open		145	mA	
		M5M417800A-6,-6S			120		
		M5M417800A-7,-7S			105		
I _{cc2}	Supply current from V _{cc} , stand-by	RAS = CAS = V _{ih} , output open			2	mA	
		RAS = CAS ≥ V _{cc} - 0.5			1		
I _{cc3} (AV)	Average supply current from V _{cc} refreshing (Note 3)	M5M417800A-5,-5S	RAS cycling, CAS = V _{ih} trc = min. output open		145	mA	
		M5M417800A-6,-6S			120		
		M5M417800A-7,-7S			105		
I _{cc4} (AV)	Average supply current from V _{cc} Fast-Page-Mode (Note 3,4)	M5M417800A-5,-5S	RAS = V _{il} , CAS cycling trc = min. output open		80	mA	
		M5M417800A-6,-6S			70		
		M5M417800A-7,-7S			60		
I _{cc6} (AV)	Average supply current from V _{cc} CAS before RAS refresh mode (Note 3)	M5M417800A-5,-5S	CAS before RAS refresh cycling trc = min. output open		145	mA	
		M5M417800A-6,-6S			120		
		M5M417800A-7,-7S			105		

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{cc1} (AV), I_{cc3} (AV), I_{cc4} (AV) and I_{cc6} (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I_{cc1} (AV) and I_{cc4} (AV) are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE** (T_a = 0~70°C, V_{cc} = 5V±10%, V_{ss} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits	Unit
		Min	Typ	Max		
C _{i (A)}	Input capacitance, address inputs	M5M417800AJ, TP, RT Vi = V _{ss} f = 1MHz Vi = 25mVrms			5	pF
C _{i (OE)}	Input capacitance, OE input				7	pF
C _{i (W)}	Input capacitance, write control input				7	pF
C _{i (RAS)}	Input capacitance, RAS input				7	pF
C _{i (CAS)}	Input capacitance, CAS input				7	pF
C _{i/o}	Input/Output capacitance, data ports				8	pF

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****SWITCHING CHARACTERISTICS** ($T_a = 0 \sim 70^\circ C$, $V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, unless otherwise noted, see notes 5,12,13)

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,-5S		M5M417800A-6,-6S		M5M417800A-7,-7S			
		Min	Max	Min	Max	Min	Max		
tcac	Access time from CAS (Note 6,7)		13		15		20	ns	
trac	Access time from RAS (Note 6,8)		50		60		70	ns	
tAA	Column address access time (Note 6,9)		25		30		35	ns	
tCPA	Access time from CAS precharge (Note 6,10)		30		35		40	ns	
tOEa	Access time from OE (Note 6)		13		15		20	ns	
tCLZ	Output low impedance time from CAS low (Note 6)	5		5		5		ns	
tOFF	Output disable time after CAS high (Note 11)	0	13	0	15	0	15	ns	
tOEZ	Output disable time after OE high (Note 11)	0	13	0	15	0	15	ns	

Note 5 : An initial pause of $500 \mu s$ is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 32 ms) of RAS inactivity before proper device operation is achieved.

6 : Measured with a load circuit equivalent to 2TTL loads and $100pF$.

7 : Assumes that $t_{RCB} \geq t_{RCD}$ (max) and $t_{ASC} \geq t_{ASC}$ (max).

8 : Assumes that $t_{RCB} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCB} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCB} exceeds the value shown.

9 : Assumes that $t_{RAD} \leq t_{RAD}$ (max) and $t_{ASC} \leq t_{ASC}$ (max).

10 : Assumes that $t_{CPB} \leq t_{CPD}$ (max) and $t_{ASC} \geq t_{ASC}$ (max).

11 : t_{OFF} (max) and t_{OEZ} (max) defines the time at which the output achieves the high impedance state ($I_{out} \leq \pm 10 \mu A$) and is not reference to V_{OH} (min) or V_{OL} (max).

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

($T_a = 0 \sim 70^\circ C$, $V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, unless otherwise noted See notes 12,13)

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,-5S		M5M417800A-6,-6S		M5M417800A-7,-7S			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		32		32		32	ms	
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note14)	18	37	20	45	20	50	ns	
tCRP	Delay time, CAS high to RAS low	10		10		10		ns	
tRPC	Delay time, RAS high to CAS low	0		0		0		ns	
tCPN	CAS high pulse width	10		10		10		ns	
tRAD	Column address delay time from RAS low (Note15)	13	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note16)	0	10	0	10	0	10	ns	
tRAH	Row address hold time after RAS low	8		10		10		ns	
tCAH	Column address hold time after CAS low	13		15		15		ns	
tdzc	Delay time, data to CAS low (Note17)	0		0		0		ns	
tdzo	Delay time, data to OE low (Note17)	0		0		0		ns	
tcdd	Delay time, CAS high to data (Note18)	13		15		15		ns	
todp	Delay time, OE high to data (Note18)	13		15		15		ns	
tr	Transition time (Note19)	1	50	1	50	1	50	ns	

Note 12 : The timing requirements are assumed $tr = 5ns$.

13 : V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals.

14 : t_{RCB} (max) is specified as a reference point only. If t_{RCB} is less than t_{RCD} (max), access time is t_{RAC} . If t_{RCB} is greater than t_{RCD} (max), access time is controlled exclusively by t_{RAC} or t_{AA} . t_{RCB} (min) is specified as t_{RCB} (min) = t_{RAH} (min) + $2t_{IH}$ + t_{ASC} (min).

15 : t_{RAD} (max) is specified as a reference point only. If $t_{RAD} \geq t_{RAD}$ (max) and $t_{ASC} \leq t_{ASC}$ (max), access time is controlled exclusively by t_{AA} .

16 : t_{ASC} (max) is specified as a reference point only. If $t_{RCB} \geq t_{RCD}$ (max) and $t_{ASC} \geq t_{ASC}$ (max), access time is controlled exclusively by t_{RAC} .

17 : Either t_{DZC} or t_{DZO} must be satisfied.

18 : Either t_{CDD} or t_{ODP} must be satisfied.

19 : tr is measured between V_{IH} (min) and V_{IL} (max).

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,-5S		M5M417800A-6,-6S		M5M417800A-7,-7S			
		Min	Max	Min	Max	Min	Max		
trc	Read cycle time	90		110		130		ns	
trAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	50		60		70		ns	
trSH	RAS hold time after CAS low	13		15		20		ns	
trCS	Read Setup time after CAS high	0		0		0		ns	
trCH	Read hold time after CAS low (Note 20)	0		0		0		ns	
trRH	Read hold time after RAS low (Note 20)	10		10		10		ns	
trAL	Column address to RAS hold time	25		30		35		ns	
toCH	CAS hold time after OE low	13		15		20		ns	
trOH	RAS hold time after OE low	13		15		20		ns	

Note 20 : Either trCH or trRH must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,-5S		M5M417800A-6,-6S		M5M417800A-7,-7S			
		Min	Max	Min	Max	Min	Max		
tWC	Write cycle time	90		110		130		ns	
trAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	50		60		70		ns	
trSH	RAS hold time after CAS low	13	15			20		ns	
twCS	Write setup time before CAS low (Note 22)	0		0		0		ns	
twCH	Write hold time after CAS low	8		10		10		ns	
tcWL	CAS hold time after W low	13		15		20		ns	
trWL	RAS hold time after W low	13		15		20		ns	
tWP	Write pulse width	8		10		10		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tDH	Data hold time after CAS low or W low	8		10		15		ns	
toEH	OE hold time after W low	13		15		20		ns	

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,-5S		M5M417800A-6,-6S		M5M417800A-7,-7S			
		Min	Max	Min	Max	Min	Max		
trwc	Read write/read modify write cycle time (Note21)	131		155		180		ns	
tras	RAS low pulse width	91	10000	105	10000	120	10000	ns	
tcas	CAS low pulse width	54	10000	60	10000	70	10000	ns	
tcsd	CAS hold time after RAS low	91		105		120		ns	
trsh	RAS hold time after CAS low	54		60		70		ns	
trcs	Read setup time before CAS low	0		0		0		ns	
tcwd	Delay time, CAS low to W low (Note22)	36		40		45		ns	
trwd	Delay time, RAS low to W low (Note22)	73		85		95		ns	
tawd	Delay time, address to W low (Note22)	48		55		60		ns	
tcwl	CAS hold time after W low	13		15		20		ns	
trwl	RAS hold time after W low	13		15		20		ns	
twp	Write pulse width	8		10		10		ns	
tds	Data setup time before W low	0		0		0		ns	
tdh	Data hold time after W low	10		10		15		ns	
toeh	OE hold time after W low	13		15		15		ns	

Note 21 : trwc is specified as trwc (min) = trac (max) + todd (min) + trwl (min) + twp (min) + 5tr.

22 : twcs, tcwd, trwd and tawd and, tcpwd are specified as reference points only. If twcs ≥ trwc (min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tcwd ≥ tcwd(min), trwd ≥ trwd (min), tawd ≥ tawd (min) and tcpwd ≥ tcpwd (min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to V_H) is indeterminate.

Fast-Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 23)

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,-5S		M5M417800A-6,-6S		M5M417800A-7,-7S			
		Min	Max	Min	Max	Min	Max		
tpc	Fast page mode read/write cycle time	35		40		45		ns	
tpRWC	Fast page mode read write/read modify write cycle time	76		85		95		ns	
tras	RAS low pulse width for read write cycle (Note24)	85	125000	100	125000	115	125000	ns	
tcp	CAS high pulse width (Note25)	8	12	10	15	10	15	ns	
tcpRH	RAS hold time after CAS precharge	30		35		40		ns	
tcpwd	Delay time, CAS precharge to W low (Note22)	53		60		65		ns	

Note 23 : All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.


24 : tras (min) is specified as two cycles of CAS input are performed.

25 : tcp (max) is specified as a reference point only.


CAS before RAS Refresh Cycle (Note 26)

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,-5S		M5M417800A-6,-6S		M5M417800A-7,-7S			
		Min	Max	Min	Max	Min	Max		
tCSR	CAS setup time before RAS low	10		10		10		ns	
tCHR	CAS hold time after RAS low	10		10		15		ns	
trSR	Read setup time before RAS low	10		10		10		ns	
trHR	Read hold time after RAS low	10		10		15		ns	

Note 26 : Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM**
Timing Diagrams (Note 27)
Read Cycle


Note 27




Indicates the don't care input.


 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$


Indicates the invalid output.


FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Write Cycle (Early write)




M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Write Cycle (Delayed write)**

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Read-Write, Read-Modify-Write Cycle**

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****RAS-only Refresh Cycle**


M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****CAS before RAS Refresh Cycle**


M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Hidden Refresh Cycle (Read) (Note 28)**


Note 28: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown above.


FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Fast Page Mode Read Cycle



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Fast Page Mode Write Cycle (Early Write)**

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Fast-Page Mode Write Cycle (Delayed Write)**


M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Fast Page Mode Read-Write, Read-Modify-Write Cycle**


M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****TEST Mode SET Cycle**

Symbol	Parameter	Limits						Unit	
		M5M417800A-5,SS		M5M417800A-6,6S		M5M417800A-7,7S			
		Min	Max	Min	Max	Min	Max		
tWSR	W setup time before RAS low	10		10		10		ns	
tWHR	W hold time after RAS low	10		10		15		ns	

Note 29 : The test mode function is initiated by a W and CAS before RAS cycle (WCBR cycle) as specified in timing diagram.

The test mode function is terminated by either a CAS before RAS refresh cycle (CBR refresh cycle) or a RAS only refresh cycle. During the test mode, the device is internally organized as 16 bits wide (1M bytes depth). No addressing of CA0, CA1 is required. During a write cycle, data must be applied to all DQ (input) pins. The data can be different between DQ pins. The data on each DQ pin is written into 2 bits memory cells, respectively. During a read cycle, each DQ (output) pin shows the test result of the 2 bits, respectively. High state indicates that they are same. Low state indicates that they are not same. During the test mode operation, WCBR cycle can be used to perform refresh.



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****TEST Mode SET Cycle**

M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****SELF REFRESH SPECIFICATIONS**

Self refresh devices are denoted by "S" after speed item, like -5S / -6S / -7S. The other characteristics and requirements than the below are same as normal devices.

ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V±10%, Vss = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{CC9} (AV)	Average supply current from V _{CC} Self-Refresh cycle	M5M417800A (S)	RAS = CAS ≤ 0.2V		400	μA

TIMING REQUIREMENTS (Ta = 0~70°C, Vcc = 5V±10%, Vss = 0V, unless otherwise noted See notes 12,13)

Symbol	Parameter	Limits						Unit	
		M5M417800A-5S		M5M417800A-6S		M5M417800A-7S			
		Min	Max	Min	Max	Min	Max		
t _{RASS}	Self Refresh RAS low pulse width	100		100		100		μs	
t _{RPS}	Self Refresh RAS high precharge time	90		110		130		ns	
t _{CHS}	Self Refresh RAS hold time	-50		-50		-50		ns	
t _{RSR}	Read setup time before RAS low	10		10		10		ns	
t _{RHR}	Read hold time after RAS low	10		10		15		ns	


SELF REFRESH ENTRY & EXIT CONDITIONS

DataSheet4U.com


DataSheet4U.com

(1) In case of distributed refresh

The last / first full refresh cycles (2K) must be made within tNS / tSN before / after self refresh, on the condition of tNS ≤ 32 ms and tSN ≤ 32 ms.

**(2) In case of burst refresh**

The last / first full refresh cycles (2K) must be made within tNS / tSN before / after self refresh, on the condition of tNS + tSN ≤ 32 ms.



M5M417800AJ,TP,RT-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM****Self Refresh Cycle**