

Dual Channel Differential DSL Line Driver

ISL1533A

The ISL1533A is a dual channel differential amplifier designed for driving high crest factor signals at very low distortion levels. The high drive capability of 450mA makes this driver ideal for DMT designs. It contains two pairs of wideband, high-voltage, current mode feedback amplifiers designed on Intersil's HS30 Bipolar SOI process for low power consumption in Asymmetric Digital Subscriber Line (ADSL) and Power Line Communications (PLC) systems. This process also provides for very rugged protection against lightning induced surges on the line.

The supply current can be set using a resistor on the I_{ADJ} pin. Pins (C_0 and C_1) can also be used to adjust supply current to one of four preset modes (full- I_S , 3/4- I_S , 1/2- I_S , and full power-down). The ISL1533A integrates 50k pull-up resistors on C_0 and C_1 pins to initially disable the device.

The ISL1533A operates on $\pm 5V$ to $\pm 15V$ supplies or single supply up to 30V and retains its bandwidth and linearity over the complete full scale supply range.

The device is supplied in a thermally-enhanced small footprint (4mmx5mm) 24 Ld QFN package. The ISL1533A is specified for operation over the full -40°C to +85°C temperature range.

Features

- 450mA output drive capability
- 44.4V_{P-P} differential output drive into 100Ω
- ±5V to ±15V or single supply to 30V operation
- · Operates down to supply current of 4mA per port
- · Current control pins
- · Channel separation
 - 80dB at 500kHz
- · Pb-free (RoHS compliant)

Applications

- · Dual port ADSL2+ line drivers
- Power Line Communications (PLC)




FIGURE 1. TYPICAL APPLICATION CIRCUIT


Ordering Information

PART NUMBER (Notes 2, 3)	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #
ISL1533AIRZ	1533A IRZ	24 Ld QFN	L24.4x5F-A
ISL1533AIRZ-T13 (Note 1)	1533A IRZ	24 Ld QFN (Tape & Reel)	L24.4x5F-A

NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin
 plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free
 products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL1533A. For more information on MSL please see techbrief TB363.

Pin Configuration



THERMAL PAD TO BE CONNECTED TO GND

Submit Document Feedback 2 intersil FN8648.0 May 9, 2014

Pin Descriptions

24 Ld QFN	PIN NAME	FUNCTION	CIRCUIT	
1	VINA+	Amplifier A non-inverting input	V _S + 7.5k ₹ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	
2	VINB+	Amplifier B non-inverting input	(Reference Circuit 1)	
3	GND	Ground connection		
4	IADJ (<u>Note 4</u>)	Supply current control pin for both DSL channels #1 and #2	CIRCUIT 2	
5, 10, 16, 21	NC	Not connected		
6	VINC+	Amplifier C non-inverting input	(Reference Circuit 1)	
7	VIND+	Amplifier D non-inverting input	(Reference Circuit 1)	
8	C1CD (<u>Note 5</u>)	DSL channel #2 current control pin	2.6V V _S + V _S + V _S + V _S - C _{OAB} 20k V _S - CIRCUIT 3	
9	COCD (Note 5)	DSL channel #2 current control pin	(Reference Circuit 3)	
11	VS+	Positive supply		
12	VOUTD	Amplifier D output	(Reference Circuit 1)	
13	VIND-	Amplifier D inverting input	(Reference Circuit 1)	
14	VINC-	Amplifier C inverting input	(Reference Circuit 1)	
15	VOUTC	Amplifier C output	(Reference Circuit 1)	
17	VOUTB	Amplifier B output	(Reference Circuit 1)	
18	VINB-	Amplifier B inverting input	(Reference Circuit 1)	
19	VINA-	Amplifier A inverting input	(Reference Circuit 1)	
20	VOUTA	Amplifier A output	(Reference Circuit 1)	
22	VS-	Negative supply		
23	COAB (Note 6)	DSL channel #1 current control pin	(Reference Circuit 3)	
24	C1AB (<u>Note 6</u>)	DSL channel #1 current control pin	(Reference Circuit 3)	

NOTES:

- 4. IADJ controls bias current (IS) setting for both DSL channels.
- 5. Amplifiers C and D comprise DSL channel #2. COCD and C1CD control I_S settings for DSL channel #2.
- 6. Amplifiers A and B comprise DSL channel #1. COAB and C1AB control I_S settings for DSL channel #1.

intersil Submit Document Feedback

Absolute Maximum Ratings (TA = +25°C)

V _S + to V _S - Supply Voltage0.3V to 30V
V _S + Voltage to GND0.3V to 30V
V _S - Voltage to GND30V to 0.3V
Driver V _{IN} + VoltageV _S - to V _S +
C ₀ , C ₁ Voltage to GND0.3V to 6V
I _{ADJ} Voltage to GND0.3V to 4V
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7) 3kV
Machine Model (Per EIAJ ED-4701 Method C-111) 200V

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
24 Lead QFN Package (Notes 7, 8)	39	4.5
Current into any Input		8mA
Output Current from Driver (Static)		50mA
Power Dissipation		.See Figure 37
Storage Temperature Range	6!	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

Temperature Range	40°C to +85°C
Junction Temperature	40°C to +150°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 7. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 8. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_{A.}$

$\textbf{Electrical Specifications} \quad \text{V}_{\text{S}} = \pm 12 \text{V}, \, \text{R}_{\text{F}} = 3 \text{k} \Omega, \, \text{R}_{\text{L}} = 50 \Omega, \, \text{I}_{\text{ADJ}} = \text{C}_0 = \text{C}_1 = 0 \text{V}, \, \text{T}_{\text{A}} = +25 \, ^{\circ}\text{C}. \, \, \text{Amplifiers tested separately.}$

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 9)	TYP	MAX Note 9	UNIT
SUPPLY CHARACTE	RISTICS					
I _S + (Full I _S)	Positive Supply Current per Amplifier	All outputs at OV, $C_0 = C_1 = OV$, $R_{ADJ} = O$	3.0	4.0	5.0	mA
I _S - (Full I _S)	Negative Supply Current per Amplifier	All outputs at OV, $C_0 = C_1 = OV$, $R_{ADJ} = O$	-4.88	-3.88	-2.88	mA
I _S + (3/4 I _S)	Positive Supply Current per Amplifier	All outputs at OV, $C_0 = 5V$, $C_1 = 0V$, $R_{ADJ} = 0$		3.0		mA
I _S - (3/4 I _S)	Negative Supply Current per Amplifier	All outputs at OV, $C_0 = 5V$, $C_1 = 0V$, $R_{ADJ} = 0$		-2.8		mA
I _S + (1/2 I _S)	Positive Supply Current per Amplifier	All outputs at OV, $C_0 = OV$, $C_1 = 5V$, $R_{ADJ} = O$	1.63	2.0	2.75	mA
I _S - (1/2 I _S)	Negative Supply Current per Amplifier	All outputs at OV, $C_0 = OV$, $C_1 = 5V$, $R_{ADJ} = O$	-2.63	-1.88	-1.5	mA
I _S + (Power-down)	Positive Supply Current per Amplifier	All outputs at OV, $C_0 = C_1 = 5V$, $R_{ADJ} = 0$		0.12	0.5	mA
I _S - (Power-down)	Negative Supply Current per Amplifier	All outputs at 0V, $C_0 = C_1 = 5V$, $R_{ADJ} = 0$	-0.5	0		mA
I _{GND}	GND Supply Current per Amplifier	All outputs at 0V		0.25		mA
INPUT CHARACTERI	STICS					
v _{os}	Input Offset Voltage		-10	4	+10	m۷
ΔV _{OS}	V _{OS} Mismatch		-2	0	+2	m۷
I _B +	Non-Inverting Input Bias Current		-7.5		+7.5	μΑ
I _B -	Inverting Input Bias Current		-50		+50	μΑ
ΔI _B -	I _B - Mismatch		-10	0	+10	μΑ
R _{OL}	Transimpedance			15		ΜΩ
e _N	Input Noise Voltage			10		nV/√Hz
i _N	-Input Noise Current			25		pA/√Hz
V _{IH}	Input High Voltage	C ₀ and C ₁ inputs	2.2			V
V _{IL}	Input Low Voltage	C ₀ and C ₁ inputs			0.8	V
I _{IHO,} I _{IH1}	Input High Current for C ₀ , C ₁	C ₀ = 5V, C ₁ = 5V	5	33	60	μΑ

Submit Document Feedback 4 intersil FN8648.0 May 9, 2014

Electrical Specifications $V_S = \pm 12V$, $R_F = 3k\Omega$, $R_L = 50\Omega$, $I_{ADJ} = C_0 = C_1 = 0V$, $T_A = +25$ °C. Amplifiers tested separately. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 9)	ТҮР	MAX Note 9	UNIT
I _{IL}	Input Low Current for C ₀ or C ₁	C ₀ = 0V, C ₁ = 0V	-15	-3.5		μΑ
OUTPUT CHARACT	ERISTICS					
V _{OUT}	Loaded Output Swing	$R_L = 100\Omega$		±11.1		٧
	(R _L Single-ended to GND)	$R_L = 50\Omega (+)$		+10.8		٧
		$R_L = 50\Omega$ (-)		-10.8		٧
		$R_L = 25\Omega(+)$	+9.4	+10.3		٧
		$R_L = 25\Omega$ (-)		-10.5	-9.3	٧
I _{OL}	Linear Output Current	A_V = 5, R_L = 10 Ω , f = 100kHz, THD = -60dBc (10 Ω single-ended)		450		mA
I _{OUT}	Output Current	$V_{OUT} = 1V$, $R_L = 1\Omega$		1		Α
DYNAMIC PERFOR	MANCE					
BW	-3dB Bandwidth	A_V = 5, $R_{L\text{-DIFF}}$ = 100 Ω		60		MHz
HD2	2nd Harmonic Distortion	f_C = 200kHz, $R_{L\text{-DIFF}}$ = 100 Ω , V_{OUT} = 10.5 $V_{P\text{-P-DIFF}}$		-86		dBc
		$f_C = 2MHz$, $R_{L-DIFF} = 100\Omega$, $V_{OUT} = 2V_{P-P-DIFF}$		-65		dBc
		$f_C = 2MHz$, $R_{L-DIFF} = 100\Omega$, $V_{OUT} = 10.5V_{P-P-DIFF}$		-60		dBc
HD3	3rd Harmonic Distortion	f_C = 200kHz, $R_{L\text{-DIFF}}$ = 100 Ω , V_{OUT} = 10.5 $V_{P\text{-P-DIFF}}$		-92		dBc
		$f_C = 2MHz$, $R_{L-DIFF} = 100\Omega$, $V_{OUT} = 2V_{P-P-DIFF}$		-50		dBc
		$f_C = 2MHz$, $R_{L-DIFF} = 100\Omega$, $V_{OUT} = 10.5V_{P-P-DIFF}$		-58		dBc
SR	Slewrate (Single-ended)	V _{OUT} from -8V to +8V measured at ±4V		400		V/µs

NOTE:

Submit Document Feedback 5 intersil 5 FN8648.0 May 9, 2014

^{9.} Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Typical Performance Curves




FIGURE 2. DIFFERENTIAL FREQUENCY RESPONSE vs R_F (FULL I_S)




FIGURE 3. DIFFERENTIAL FREQUENCY RESPONSE vs R_F (FULL I_S)




FIGURE 4. DIFFERENTIAL FREQUENCY RESPONSE vs R_F (3/4 I_S)




FIGURE 5. DIFFERENTIAL FREQUENCY RESPONSE vs R_F (3/4 I_S)




FIGURE 6. DIFFERENTIAL FREQUENCY RESPONSE vs $R_F (1/2 \, I_S)$




FIGURE 7. DIFFERENTIAL FREQUENCY RESPONSE vs R_F (1/2 I_S)

Submit Document Feedback 6 Intersil FN8648.0 May 9, 2014




FIGURE 8. DIFFERENTIAL FREQUENCY RESPONSE vs C_L (FULL I_S)




FIGURE 9. DIFFERENTIAL FREQUENCY RESPONSE vs C_L (FULL I_S)




FIGURE 10. DIFFERENTIAL FREQUENCY RESPONSE vs $C_L(3/4 \, I_S)$




FIGURE 11. DIFFERENTIAL FREQUENCY RESPONSE vs C_L (3/4 I_S)




FIGURE 12. DIFFERENTIAL FREQUENCY RESPONSE vs C $_{L}$ (1/2 $\rm I_{S})$




FIGURE 13. DIFFERENTIAL FREQUENCY RESPONSE vs C_L (1/2 I_S)




FIGURE 14. DIFFERENTIAL FREQUENCY RESPONSE $vs R_L$ (FULL I_S)




FIGURE 15. DIFFERENTIAL FREQUENCY RESPONSE
vs R_L (FULL I_S)




FIGURE 16. DIFFERENTIAL FREQUENCY RESPONSE vs $R_L(3/4 \, I_S)$




FIGURE 17. DIFFERENTIAL FREQUENCY RESPONSE vs $R_L \, (3/4 \, I_S)$




FIGURE 18. DIFFERENTIAL FREQUENCY RESPONSE vs R $_{\rm L}$ (1/2 I $_{\rm S}$)




FIGURE 19. DIFFERENTIAL FREQUENCY RESPONSE vs R $_{L}$ (1/2 $\rm I_{S})$

Submit Document Feedback 8 intersil FN8648.0 May 9, 2014




FIGURE 20. HARMONICS DISTORTION

vs DIFFERENTIAL OUTPUT VOLTAGE (FULL IS)




FIGURE 21. HARMONICS DISTORTION

vs DIFFERENTIAL OUTPUT VOLTAGE (FULL IS)




FIGURE 22. HARMONICS DISTORTION
vs DIFFERENTIAL OUTPUT VOLTAGE (3/4 I_S)




FIGURE 23. HARMONIC DISTORTION
vs DIFFERENTIAL OUTPUT VOLTAGE (3/4 I_S)




FIGURE 24. HARMONIC DISTORTION
vs DIFFERENTIAL OUTPUT VOLTAGE (1/2 I_S)




FIGURE 25. HARMONIC DISTORTION
vs DIFFERENTIAL OUTPUT VOLTAGE (1/2 I_S)

Submit Document Feedback 9 intersil FN8648.0 May 9, 2014




FIGURE 26. HARMONIC DISTORTION **vs DIFFERENTIAL OUTPUT VOLTAGE (FULL IS)**




FIGURE 27. QUIESCENT SUPPLY CURRENT vs RADJ




FIGURE 28. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (3/4 IS)




FIGURE 29. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 30. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE (1/2 IS)




FIGURE 31. COMMON-MODE FREQUENCY RESPONSE

Submit Document Feedback 10 FN8648.0 intersil May 9, 2014




FIGURE 32. INPUT VOLTAGE & CURRENT NOISE vs FREQUENCY




FIGURE 33. SINGLE-ENDED OUTPUT VOLTAGE NOISE vs FREQUENCY




FIGURE 34. CHANNEL SEPARATION vs FREQUENCY




FIGURE 35. PSRR vs FREQUENCY

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL




FIGURE 36. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 37. PACKAGE POWER DISSIPATION vs AMBIENT **TEMPERATURE**

11 FN8648.0 intersil May 9, 2014

Applications Information

Figure 38 is a typical application circuit for ISL1533A as an ADSL2+ CO line driver. The driver output stage has been sized to provide full ADSL2+ CO power level of 20dBm onto the telephone lines. The actual peak output voltages and currents will depend on the transformer turn ratio. The ISL1533A is designed to support 450mA of output current, which exceeds the level required for 1:1 transformer ratio.




FIGURE 38. TYPICAL ADSL CO LINE DRIVER

Power Control Function

The ISL1533A contains two forms of power control operation. Two digital inputs, C_0 and C_1 , can be used to control the supply current of the ISL1533A drive amplifiers. C_0 and C_1 inputs are designed to pull high initially. Floating these inputs will put the device in disable mode.

As the supply current is reduced, the ISL1533A will start to exhibit slightly higher levels of distortion and the frequency response will be limited. The four power modes of the ISL1533A are set up as shown in Table 1.

TABLE 1. POWER MODES OF THE ISL1533A

C ₁	c _o	OPERATION
0	0	I _S Full Power Mode
0	1	3/4 I _S Power Mode
1	0	1/2 I _S Power Mode
1	1	Power-down

Another method for controlling the power consumption of the ISL1533A is to connect a resistor from the I_{ADJ} pin to ground. When the I_{ADJ} pin is grounded (the normal state), the supply current per channel is as shown in the <u>"SUPPLY" CHARACTERISTICS" on page 4</u> of the "Electrical Specifications" table. When a resistor is inserted, the supply current is scaled according to <u>Figure 27 on page 10</u> of the "Typical Performance Curves". Both methods of power control can be used simultaneously. In this case, positive and negative supply currents (per amp) are given by <u>Equation 1</u>.

$$\begin{split} I_{S}+&=0.34\text{mA}+\frac{5.06\text{mA}}{1+(R_{SET}/1300)}\,x\\ (3/4\overline{C_{1}}+1/2\overline{C_{0}}-\overline{C_{1}}\times\overline{C_{0}}\times1/4) \\ I_{S}-&=\frac{-5.06\text{mA}}{1+(R_{SET}/1300)}\,x\\ (3/4\overline{C_{1}}+1/2\overline{C_{0}}-\overline{C_{1}}\times\overline{C_{0}}\times1/4) \end{split} \tag{EQ. 1}$$

Feedback Resistor Value

The bandwidth and peaking of the amplifiers varies with feedback and gain settings. The feedback resistor values can be adjusted to produce an optimal frequency response. Table 2 shows the recommended resistor values that produce an optimal driver frequency response (1dB of peaking).

TABLE 2. OPTIMUM DRIVER FEEDBACK RESISTOR FOR VARIOUS GAINS

	DRIVER VOLTAGE GAIN		
SUPPLY VOLTAGE	5	10	
±12V	3k	2k	

Submit Document Feedback 12 intersil FN8648.0 May 9, 2014

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
May 9, 2014	FN8648.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


Submit Document Feedback intersil FN8648.0 13 May 9, 2014


Package Outline Drawing

L24.4x5F-A


24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 5/14







TYPICAL RECOMMENDED LAND PATTERN



NOTES:

- Dimensions are in millimeters.
 Dimensions in () are for Reference Only.
- ${\bf 2.} \quad {\bf Dimensioning\ and\ tolerancing\ conform\ to\ ASMEY14.5m-1994}.$
- 3. Unless otherwise specified, tolerance: Decimal \pm 0.05
- 4. Dimension applies to the metallized terminal and is measured between 0.20mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Submit Document Feedback 14 intersil FN8648.0 May 9, 2014