**Power LDMOS transistor** 

Rev. 3 — 2 January 2012

**Product data sheet** 

### 1. Product profile

#### 1.1 General description

100 W LDMOS power transistor for base station applications at frequencies from 2000 MHz to 2200 MHz.

#### Table 1. Typical performance

Typical RF performance at  $T_{case} = 25 \ ^{\circ}C$  in a common source class-AB production test circuit.

Test signal	f	I <sub>Dq</sub>	$V_{\text{DS}}$	P <sub>L(AV)</sub>	Gp	$\eta_D$	ACPR <sub>5M</sub>
	(MHz)	(mA)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	2110 to 2170	720	28	20	19.1	28.5	-34 <mark>[1]</mark>

 Test signal: 3GPP; test model 1; 64 DPCH; PAR = 8.4 dB at 0.01 % probability on CCDF; carrier spacing 5 MHz.

#### **1.2 Features and benefits**

- Excellent ruggedness
- High efficiency
- Low R<sub>th</sub> providing excellent thermal stability
- Designed for broadband operation (2000 MHz to 2200 MHz)
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent pre-distortability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

#### 1.3 Applications

 RF power amplifiers for W-CDMA base stations and multi carrier applications in the 2000 MHz to 2200 MHz frequency range



**Power LDMOS transistor** 

### 2. Pinning information

Pin	Description	Simplified outline	Graphic symbol
BLF7G2	2L-100P (SOT1121A)		
1	drain1		
2	drain2	1 2 [^] [ <sup>^</sup> ]	1
3	gate1		
4	gate2		
5	source		
			sym117
	2LS-100P (SOT1121B)		Symill
1	drain1	1 2	1
1 2			symriv 1
1 2	drain1		
<b>BLF7G2</b> 1 2 3 4	drain1 drain2		3 5
1 2 3 4	drain1 drain2 gate1		
1 2 3	drain1 drain2 gate1 gate2	5	

[1] Connected to flange.

### 3. Ordering information

#### Table 3.Ordering information

Type number	Package					
	Name	Description	Version			
BLF7G22L-100P	-	flanged LDMOST ceramic package; 2 mounting holes; 4 leads	SOT1121A			
BLF7G22LS-100P	-	earless flanged LDMOST ceramic package; 4 leads	SOT1121B			

### 4. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage		-	65	V
V <sub>GS</sub>	gate-source voltage		-0.5	+13	V
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	200	°C

**Power LDMOS transistor** 

### 5. Thermal characteristics

Table 5.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-c)</sub>	thermal resistance from junction to case	$T_{case} = 80 \ ^{\circ}C; P_{L} = 20 \ W$	0.36	K/W

### 6. Characteristics

#### Table 6. Characteristics

 $T_i = 25 \ ^{\circ}C$ ; per section unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0 V; I <sub>D</sub> = 0.6 mA	65	70	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$V_{DS}$ = 10 V; $I_{D}$ = 60 mA	1.5	2	2.3	V
I <sub>DSS</sub>	drain leakage current	$V_{GS}$ = 0 V; $V_{DS}$ = 28 V	-	-	2	μA
I <sub>DSX</sub>	drain cut-off current	$\label{eq:VGS} \begin{array}{l} V_{GS} = V_{GS(th)} + 3.75 \; V; \\ V_{DS} = 10 \; V \end{array}$	-	12.3	-	А
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	200	nA
9 <sub>fs</sub>	forward transconductance	$V_{DS} = 10 \text{ V}; \text{ I}_{D} = 60 \text{ mA}$	-	530	-	mS
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 V;$ I <sub>D</sub> = 2100 mA	-	240	-	mΩ

### 7. Test information

#### Table 7. Functional test information

Test signal: 2-carrier W-CDMA; PAR = 8.4 dB at 0.01 % probability on the CCDF; 3GPP test model 1, 1-64 PDPCH;  $f_1 = 2112.5$  MHz;  $f_2 = 2117.5$  MHz;  $f_3 = 2162.5$  MHz;  $f_4 = 2167.5$  MHz;  $f_4 = 2167.5$  MHz;

*RF* performance at  $V_{DS} = 28$  V;  $I_{Dq} = 720$  mA;  $T_{case} = 25$  °C; 2 sections combined unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
P <sub>L(AV)</sub>	average output power		-	20	-	W
G <sub>p</sub>	power gain	$P_{L(AV)} = 20 W$	17.8	19.1	-	dB
RL <sub>in</sub>	input return loss	$P_{L(AV)} = 20 W$	-	-16	-9	dB
$\eta_D$	drain efficiency	$P_{L(AV)} = 20 W$	24	28.5	-	%
$ACPR_{5M}$	adjacent channel power ratio (5 MHz)	$P_{L(AV)} = 20 W$	-	-34	-28	dBc

#### 7.1 Ruggedness in class-AB operation


The BLF7G22L-100P and BLF7G22LS-100P are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS} = 28 \text{ V}$ ;  $I_{Dq} = 720 \text{ mA}$ ;  $P_L = 100 \text{ W}$  (CW); f = 2110 MHz.

**Power LDMOS transistor** 


### 7.2 Impedance information

Table 8.Typical push-pull impedanceMeasured load pull data. Typical values unless otherwise specified.

1 71	•	
f	Z <sub>S</sub>	ZL
MHz	Ω	Ω
2110	1.79 – j4.95	2.27 – j3.64
2140	2.37 – j5.49	2.27 – j3.64
2170	2.54 – j5.86	1.84 – j3.57




**Power LDMOS transistor** 




### 7.3 One Tone CW

#### 7.4 One Tone CW-Pulsed




**Power LDMOS transistor** 




7.5 1-Carrier W-CDMA

**Power LDMOS transistor** 



7.6 2-Carrier W-CDMA

**Power LDMOS transistor** 



#### 7.7 Test circuit

Printed-Circuit Board (PCB): Taconic RF35;  $\varepsilon_r$  = 3.5; thickness = 0.76 mm; thickness copper plating = 35  $\mu$ m. See <u>Table 9</u> for a list of components.

#### Fig 10. Component layout for class-AB production test circuit

# Table 9.List of componentsFor test circuit see Figure 10.


Component	Description	Value		Remarks
C1, C2, C9, C10	multilayer ceramic chip capacitor	8.2 pF	<u>[1]</u>	
C3, C4, C6, C7	multilayer ceramic chip capacitor	1 μF		Murata
C5, C8	multilayer ceramic chip capacitor	33 pF	[2]	
C11, C12	multilayer ceramic chip capacitor	0.1 μF		Murata
C13, C14	electrolytic capacitor	1000 μF; 50 V		
R1, R2	Chip resistor	5.1 Ω		Vishay Dale 0805

[1] American Technical Ceramics type 100A or capacitor of same quality.

[2] American Technical Ceramics type 800B or capacitor of same quality.

**Power LDMOS transistor** 


#### **Package outline** 8.



#### Fig 11. Package outline SOT1121A

BLF7G22L-100P\_BLF7G22LS-100P Product data sheet

**Power LDMOS transistor** 



#### Fig 12. Package outline SOT1121B

**Power LDMOS transistor** 

## 9. Abbreviations

Table 10.	Abbreviations
Acronym	Description
3GPP	Third Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical Channel
ESD	ElectroStatic Discharge
LDMOS	Laterally Diffused Metal Oxide Semiconductor
LDMOST	Laterally Diffused Metal Oxide Semiconductor Transistor
PAR	Peak-to-Average power Ratio
PDPCH	Transmission Power of Dedicated Physical Channel
RF	Radio Frequency
VSWR	Voltage Standing Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

# **10. Revision history**

Table 11.         Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF7G22L-100P_BLF7G22LS-100P v.3	20120102	Product data sheet	-	BLF7G22L-100P_BL F7G22LS-100P v.2
Modifications:	<ul> <li>The status</li> </ul>	of this document has be	en changed to Pro	duct data sheet.
	• Figure 1 or	n page 4: figure has beer	n changed.	
BLF7G22L-100P_BLF7G22LS-100P v.2	20111110	Preliminary data sheet	-	BLF7G22L-100P_BL
				F7G22LS-100P v.1
BLF7G22L-100P_BLF7G22LS-100P v.1	20110519	Objective data sheet	-	-

### 11. Legal information

#### **11.1 Data sheet status**

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 11.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 11.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### **Power LDMOS transistor**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

### 12. Contact information

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**Power LDMOS transistor** 

### 13. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 3
6	Characteristics 3
7	Test information 3
7.1	Ruggedness in class-AB operation
7.2	Impedance information
7.3	One Tone CW
7.4	One Tone CW-Pulsed 5
7.5	1-Carrier W-CDMA 6
7.6	2-Carrier W-CDMA 7
7.7	Test circuit8
8	Package outline 9
9	Abbreviations 11
10	Revision history 11
11	Legal information 12
11.1	Data sheet status 12
11.2	Definitions 12
11.3	Disclaimers
11.4	Trademarks 13
12	Contact information 13
13	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 January 2012 Document identifier: BLF7G22L-100P\_BLF7G22LS-100P